| .. |
|
aasmcpu.pas
|
d0ae800da6
+ MIPS: Use INS and EXT instructions for bit manipulations when target CPU type is set to mips32r2.
|
12 years ago |
|
aoptcpu.pas
|
0c8546f94c
* more MIPS code of David Zhang integrated
|
15 years ago |
|
aoptcpub.pas
|
93e0dd9c2f
* Patch from Fuxin Zhang: other mips and mipsel CPUs changes
|
13 years ago |
|
aoptcpud.pas
|
0c8546f94c
* more MIPS code of David Zhang integrated
|
15 years ago |
|
cgcpu.pas
|
7a28815182
* r24895 used wrong expression for swapping sides of comparison, and it went undetected by tests. Fixed.
|
12 years ago |
|
cpubase.pas
|
7e0ae2e984
* MIPS: fixed cgsize2subreg to return correct result for float registers.
|
12 years ago |
|
cpuelf.pas
|
cded05ccef
+ MIPS linker: support linking PIC object files with non-PIC ones, by routing absolute calls into PIC code through stubs that load R25.
|
12 years ago |
|
cpugas.pas
|
456f991c51
* MIPS: 3-operand forms of DIV and DIVU are not macros if first operand is $zero.
|
12 years ago |
|
cpuinfo.pas
|
1c84c3edbf
* Fixed label optimizer to work with MIPS, and enabled level 1 optimization for MIPS targets.
|
12 years ago |
|
cpunode.pas
|
a3ef2b42a8
Remove more TABs in sources
|
13 years ago |
|
cpupara.pas
|
89c9cdf6c4
+ MIPS: implemented parameter location reusing, eliminating second copy of (potentially large) records passed by value. When parameter is passed both in registers and stack, let it have a single LOC_REFERENCE location on callee side, and store relevant registers on stack (into 16-byte area reserved by ABI) early in prologue.
|
12 years ago |
|
cpupi.pas
|
89c9cdf6c4
+ MIPS: implemented parameter location reusing, eliminating second copy of (potentially large) records passed by value. When parameter is passed both in registers and stack, let it have a single LOC_REFERENCE location on callee side, and store relevant registers on stack (into 16-byte area reserved by ABI) early in prologue.
|
12 years ago |
|
cputarg.pas
|
32ffddaad8
+ ELF linker back-ends for ARM and MIPS.
|
12 years ago |
|
hlcgcpu.pas
|
d0ae800da6
+ MIPS: Use INS and EXT instructions for bit manipulations when target CPU type is set to mips32r2.
|
12 years ago |
|
itcpugas.pas
|
3d2a27c66c
* fix fpu register type
|
13 years ago |
|
mipsreg.dat
|
944d500d55
Change std reg names to allow use with GAS assembler
|
13 years ago |
|
ncpuadd.pas
|
7810d6637a
* MIPS: improved 64-bit comparisons by using cg.a_cmp_reg_reg_label, uses less instructions and registers when comparing with zero.
|
12 years ago |
|
ncpucall.pas
|
a3ef2b42a8
Remove more TABs in sources
|
13 years ago |
|
ncpucnv.pas
|
86637a9ff9
* MIPS: pi_needs_got is necessary when doing unsigned to float conversions (it uses a global constant) and also if procedure does any calls in PIC mode.
|
12 years ago |
|
ncpuinln.pas
|
f54365db94
* adapted more fpc-mips stuff to trunk
|
15 years ago |
|
ncpuld.pas
|
4b820a1ca5
- Removed tcgloadnode.generate_picvaraccess, it is never used and is not necessary because PIC stuff is handled at lower levels.
|
12 years ago |
|
ncpumat.pas
|
8823574fe2
* MIPS: get rid of DIV and DIVU macros.
|
12 years ago |
|
ncpuset.pas
|
121271c38f
* MIPS case node: simplified code a bit.
|
12 years ago |
|
opcode.inc
|
828309e61d
- MIPS: removed opcodes that are not in any known documentation.
|
12 years ago |
|
racpugas.pas
|
2868a30cce
+ Added mips32r2 opcodes needed for pic32.
|
12 years ago |
|
rgcpu.pas
|
8b8553991a
+ MIPS: prevent coalescing written-to registers with $sp,$fp,$zero and $at.
|
12 years ago |
|
rmipscon.inc
|
de4a96f96d
* fixes several register allocation related mips issues
|
13 years ago |
|
rmipsdwf.inc
|
f58fcdf401
+ basic mips stuff
|
20 years ago |
|
rmipsgas.inc
|
ae37b9f5b9
* fix floating point registers gas name
|
13 years ago |
|
rmipsgri.inc
|
ae37b9f5b9
* fix floating point registers gas name
|
13 years ago |
|
rmipsgss.inc
|
f58fcdf401
+ basic mips stuff
|
20 years ago |
|
rmipsnor.inc
|
f58fcdf401
+ basic mips stuff
|
20 years ago |
|
rmipsnum.inc
|
de4a96f96d
* fixes several register allocation related mips issues
|
13 years ago |
|
rmipsrni.inc
|
f58fcdf401
+ basic mips stuff
|
20 years ago |
|
rmipssri.inc
|
944d500d55
Change std reg names to allow use with GAS assembler
|
13 years ago |
|
rmipssta.inc
|
f58fcdf401
+ basic mips stuff
|
20 years ago |
|
rmipsstd.inc
|
944d500d55
Change std reg names to allow use with GAS assembler
|
13 years ago |
|
rmipssup.inc
|
de4a96f96d
* fixes several register allocation related mips issues
|
13 years ago |
|
strinst.inc
|
828309e61d
- MIPS: removed opcodes that are not in any known documentation.
|
12 years ago |
sergei
1c84c3edbf
* Fixed label optimizer to work with MIPS, and enabled level 1 optimization for MIPS targets.