cpubase.pas 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488
  1. {
  2. Copyright (c) 2006 by Florian Klaempfl
  3. Contains the base types for the AVR
  4. This program is free software; you can redistribute it and/or modify
  5. it under the terms of the GNU General Public License as published by
  6. the Free Software Foundation; either version 2 of the License, or
  7. (at your option) any later version.
  8. This program is distributed in the hope that it will be useful,
  9. but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. GNU General Public License for more details.
  12. You should have received a copy of the GNU General Public License
  13. along with this program; if not, write to the Free Software
  14. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  15. ****************************************************************************
  16. }
  17. {# Base unit for processor information. This unit contains
  18. enumerations of registers, opcodes, sizes, and other
  19. such things which are processor specific.
  20. }
  21. unit cpubase;
  22. {$i fpcdefs.inc}
  23. interface
  24. uses
  25. cutils,cclasses,
  26. globtype,globals,
  27. cpuinfo,
  28. aasmbase,
  29. cgbase
  30. ;
  31. {*****************************************************************************
  32. Assembler Opcodes
  33. *****************************************************************************}
  34. type
  35. TAsmOp=(A_None,
  36. A_ADD,A_ADC,A_ADIW,A_SUB,A_SUBI,A_SBC,A_SBCI,A_SBRC,A_SBRS,A_CLC,A_SEC,A_SBIW,A_AND,A_ANDI,
  37. A_OR,A_ORI,A_EOR,A_COM,A_NEG,A_SBR,A_CBR,A_INC,A_DEC,A_TST,A_CLR,
  38. A_SER,A_MUL,A_MULS,A_FMUL,A_FMULS,A_FMULSU,A_RJMP,A_IJMP,
  39. A_EIJMP,A_JMP,A_RCALL,A_ICALL,R_EICALL,A_CALL,A_RET,A_RETI,A_CPSE,
  40. A_CP,A_CPC,A_CPI,A_SBIC,A_SBIS,A_BRxx,A_MOV,A_MOVW,A_LDI,A_LDS,A_LD,A_LDD,
  41. A_STS,A_ST,A_STD,A_LPM,A_ELPM,A_SPM,A_IN,A_OUT,A_PUSH,A_POP,
  42. A_LSL,A_LSR,A_ROL,A_ROR,A_ASR,A_SWAP,A_BSET,A_BCLR,A_SBI,A_CBI,
  43. A_BST,A_BLD,A_Sxx,A_CLI,A_BRAK,A_NOP,A_SLEEP,A_WDR);
  44. { This should define the array of instructions as string }
  45. op2strtable=array[tasmop] of string[11];
  46. const
  47. { First value of opcode enumeration }
  48. firstop = low(tasmop);
  49. { Last value of opcode enumeration }
  50. lastop = high(tasmop);
  51. { call/reg instructions (A_RCALL,A_ICALL,A_CALL,A_RET,A_RETI) are not considered as jmp instructions for the usage cases of
  52. this set }
  53. jmp_instructions = [A_BRxx,A_SBIC,A_SBIS,A_JMP,A_EIJMP,A_RJMP,A_CPSE,A_IJMP];
  54. {*****************************************************************************
  55. Registers
  56. *****************************************************************************}
  57. type
  58. { Number of registers used for indexing in tables }
  59. tregisterindex=0..{$i ravrnor.inc}-1;
  60. const
  61. { Available Superregisters }
  62. {$i ravrsup.inc}
  63. { No Subregisters }
  64. R_SUBWHOLE = R_SUBNONE;
  65. { Available Registers }
  66. {$i ravrcon.inc}
  67. NR_XLO = NR_R26;
  68. NR_XHI = NR_R27;
  69. NR_YLO = NR_R28;
  70. NR_YHI = NR_R29;
  71. NR_ZLO = NR_R30;
  72. NR_ZHI = NR_R31;
  73. NIO_SREG = $3f;
  74. NIO_SP_LO = $3d;
  75. NIO_SP_HI = $3e;
  76. { Integer Super registers first and last }
  77. first_int_supreg = RS_R0;
  78. first_int_imreg = $20;
  79. { Float Super register first and last }
  80. first_fpu_supreg = RS_INVALID;
  81. first_fpu_imreg = 0;
  82. { MM Super register first and last }
  83. first_mm_supreg = RS_INVALID;
  84. first_mm_imreg = 0;
  85. regnumber_count_bsstart = 32;
  86. regnumber_table : array[tregisterindex] of tregister = (
  87. {$i ravrnum.inc}
  88. );
  89. regstabs_table : array[tregisterindex] of shortint = (
  90. {$i ravrsta.inc}
  91. );
  92. regdwarf_table : array[tregisterindex] of shortint = (
  93. {$i ravrdwa.inc}
  94. );
  95. { registers which may be destroyed by calls }
  96. VOLATILE_INTREGISTERS = [RS_R0,RS_R1,RS_R18..RS_R27,RS_R30,RS_R31];
  97. VOLATILE_FPUREGISTERS = [];
  98. type
  99. totherregisterset = set of tregisterindex;
  100. {*****************************************************************************
  101. Conditions
  102. *****************************************************************************}
  103. type
  104. TAsmCond=(C_None,
  105. C_CC,C_CS,C_EQ,C_GE,C_HC,C_HS,C_ID,C_IE,C_LO,C_LT,
  106. C_MI,C_NE,C_PL,C_SH,C_TC,C_TS,C_VC,C_VS
  107. );
  108. const
  109. cond2str : array[TAsmCond] of string[2]=('',
  110. 'cc','cs','eq','ge','hc','hs','id','ie','lo','lt',
  111. 'mi','ne','pl','sh','tc','ts','vc','vs'
  112. );
  113. uppercond2str : array[TAsmCond] of string[2]=('',
  114. 'CC','CS','EQ','GE','HC','HS','ID','IE','LO','LT',
  115. 'MI','NE','PL','SH','TC','TS','VC','VS'
  116. );
  117. {*****************************************************************************
  118. Flags
  119. *****************************************************************************}
  120. type
  121. TResFlags = (F_NotPossible,F_CC,F_CS,F_EQ,F_GE,F_LO,F_LT,
  122. F_NE,F_SH,F_VC,F_VS);
  123. {*****************************************************************************
  124. Operands
  125. *****************************************************************************}
  126. taddressmode = (AM_UNCHANGED,AM_POSTINCREMENT,AM_PREDRECEMENT);
  127. {*****************************************************************************
  128. Constants
  129. *****************************************************************************}
  130. const
  131. max_operands = 4;
  132. maxintregs = 15;
  133. maxfpuregs = 0;
  134. maxaddrregs = 0;
  135. {*****************************************************************************
  136. Operand Sizes
  137. *****************************************************************************}
  138. type
  139. topsize = (S_NO,
  140. S_B,S_W,S_L,S_BW,S_BL,S_WL,
  141. S_IS,S_IL,S_IQ,
  142. S_FS,S_FL,S_FX,S_D,S_Q,S_FV,S_FXX
  143. );
  144. {*****************************************************************************
  145. Constants
  146. *****************************************************************************}
  147. const
  148. firstsaveintreg = RS_R4;
  149. lastsaveintreg = RS_R10;
  150. firstsavefpureg = RS_INVALID;
  151. lastsavefpureg = RS_INVALID;
  152. firstsavemmreg = RS_INVALID;
  153. lastsavemmreg = RS_INVALID;
  154. maxvarregs = 7;
  155. varregs : Array [1..maxvarregs] of tsuperregister =
  156. (RS_R4,RS_R5,RS_R6,RS_R7,RS_R8,RS_R9,RS_R10);
  157. maxfpuvarregs = 1;
  158. fpuvarregs : Array [1..maxfpuvarregs] of tsuperregister =
  159. (RS_INVALID);
  160. {*****************************************************************************
  161. Default generic sizes
  162. *****************************************************************************}
  163. { Defines the default address size for a processor, }
  164. OS_ADDR = OS_16;
  165. { the natural int size for a processor,
  166. has to match osuinttype/ossinttype as initialized in psystem }
  167. OS_INT = OS_16;
  168. OS_SINT = OS_S16;
  169. { the maximum float size for a processor, }
  170. OS_FLOAT = OS_F64;
  171. { the size of a vector register for a processor }
  172. OS_VECTOR = OS_M32;
  173. {*****************************************************************************
  174. Generic Register names
  175. *****************************************************************************}
  176. { Stack pointer register }
  177. NR_STACK_POINTER_REG = NR_R13;
  178. RS_STACK_POINTER_REG = RS_R13;
  179. { Frame pointer register }
  180. RS_FRAME_POINTER_REG = RS_R28;
  181. NR_FRAME_POINTER_REG = NR_R28;
  182. { Register for addressing absolute data in a position independant way,
  183. such as in PIC code. The exact meaning is ABI specific. For
  184. further information look at GCC source : PIC_OFFSET_TABLE_REGNUM
  185. }
  186. NR_PIC_OFFSET_REG = NR_R9;
  187. { Results are returned in this register (32-bit values) }
  188. NR_FUNCTION_RETURN_REG = NR_R24;
  189. RS_FUNCTION_RETURN_REG = RS_R24;
  190. { Low part of 64bit return value }
  191. NR_FUNCTION_RETURN64_LOW_REG = NR_R22;
  192. RS_FUNCTION_RETURN64_LOW_REG = RS_R22;
  193. { High part of 64bit return value }
  194. NR_FUNCTION_RETURN64_HIGH_REG = NR_R1;
  195. RS_FUNCTION_RETURN64_HIGH_REG = RS_R1;
  196. { The value returned from a function is available in this register }
  197. NR_FUNCTION_RESULT_REG = NR_FUNCTION_RETURN_REG;
  198. RS_FUNCTION_RESULT_REG = RS_FUNCTION_RETURN_REG;
  199. { The lowh part of 64bit value returned from a function }
  200. NR_FUNCTION_RESULT64_LOW_REG = NR_FUNCTION_RETURN64_LOW_REG;
  201. RS_FUNCTION_RESULT64_LOW_REG = RS_FUNCTION_RETURN64_LOW_REG;
  202. { The high part of 64bit value returned from a function }
  203. NR_FUNCTION_RESULT64_HIGH_REG = NR_FUNCTION_RETURN64_HIGH_REG;
  204. RS_FUNCTION_RESULT64_HIGH_REG = RS_FUNCTION_RETURN64_HIGH_REG;
  205. NR_FPU_RESULT_REG = NR_NO;
  206. NR_MM_RESULT_REG = NR_NO;
  207. NR_RETURN_ADDRESS_REG = NR_FUNCTION_RETURN_REG;
  208. { Offset where the parent framepointer is pushed }
  209. PARENT_FRAMEPOINTER_OFFSET = 0;
  210. NR_DEFAULTFLAGS = NR_SREG;
  211. RS_DEFAULTFLAGS = RS_SREG;
  212. {*****************************************************************************
  213. GCC /ABI linking information
  214. *****************************************************************************}
  215. const
  216. { Registers which must be saved when calling a routine declared as
  217. cppdecl, cdecl, stdcall, safecall, palmossyscall. The registers
  218. saved should be the ones as defined in the target ABI and / or GCC.
  219. This value can be deduced from the CALLED_USED_REGISTERS array in the
  220. GCC source.
  221. }
  222. { on avr, gen_entry/gen_exit code saves/restores registers, so
  223. we don't need this array }
  224. saved_standard_registers : array[0..0] of tsuperregister =
  225. (RS_INVALID);
  226. { Required parameter alignment when calling a routine declared as
  227. stdcall and cdecl. The alignment value should be the one defined
  228. by GCC or the target ABI.
  229. The value of this constant is equal to the constant
  230. PARM_BOUNDARY / BITS_PER_UNIT in the GCC source.
  231. }
  232. std_param_align = 4;
  233. saved_address_registers : array[0..0] of tsuperregister = (RS_INVALID);
  234. saved_mm_registers : array[0..0] of tsuperregister = (RS_INVALID);
  235. {*****************************************************************************
  236. Helpers
  237. *****************************************************************************}
  238. { Returns the tcgsize corresponding with the size of reg.}
  239. function reg_cgsize(const reg: tregister) : tcgsize;
  240. function cgsize2subreg(regtype: tregistertype; s:Tcgsize):Tsubregister;
  241. procedure inverse_flags(var f: TResFlags);
  242. function flags_to_cond(const f: TResFlags) : TAsmCond;
  243. function findreg_by_number(r:Tregister):tregisterindex;
  244. function std_regnum_search(const s:string):Tregister;
  245. function std_regname(r:Tregister):string;
  246. function inverse_cond(const c: TAsmCond): TAsmCond; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  247. function conditions_equal(const c1, c2: TAsmCond): boolean; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  248. function dwarf_reg(r:tregister):byte;
  249. function GetHigh(const r : TRegister) : TRegister;
  250. { returns the next virtual register }
  251. function GetNextReg(const r : TRegister) : TRegister;
  252. { returns the last virtual register }
  253. function GetLastReg(const r : TRegister) : TRegister;
  254. { returns the register with the offset of ofs of a continuous set of register starting with r }
  255. function GetOffsetReg(const r : TRegister;ofs : shortint) : TRegister;
  256. { returns the register with the offset of ofs of a continuous set of register starting with r and being continued with rhi }
  257. function GetOffsetReg64(const r,rhi: TRegister;ofs : shortint): TRegister;
  258. function is_calljmp(o:tasmop):boolean;{$ifdef USEINLINE}inline;{$endif USEINLINE}
  259. implementation
  260. uses
  261. rgBase,verbose;
  262. const
  263. std_regname_table : TRegNameTable = (
  264. {$i ravrstd.inc}
  265. );
  266. regnumber_index : array[tregisterindex] of tregisterindex = (
  267. {$i ravrrni.inc}
  268. );
  269. std_regname_index : array[tregisterindex] of tregisterindex = (
  270. {$i ravrsri.inc}
  271. );
  272. function cgsize2subreg(regtype: tregistertype; s:Tcgsize):Tsubregister;
  273. begin
  274. cgsize2subreg:=R_SUBWHOLE;
  275. end;
  276. function reg_cgsize(const reg: tregister): tcgsize;
  277. begin
  278. case getregtype(reg) of
  279. R_INTREGISTER :
  280. reg_cgsize:=OS_8;
  281. R_ADDRESSREGISTER :
  282. reg_cgsize:=OS_16;
  283. else
  284. internalerror(2011021905);
  285. end;
  286. end;
  287. procedure inverse_flags(var f: TResFlags);
  288. const
  289. inv_flags: array[TResFlags] of TResFlags =
  290. (F_NotPossible,F_CS,F_CC,F_NE,F_LT,F_SH,F_GE,
  291. F_NE,F_LO,F_VS,F_VC);
  292. begin
  293. f:=inv_flags[f];
  294. end;
  295. function flags_to_cond(const f: TResFlags) : TAsmCond;
  296. const
  297. flag_2_cond: array[F_CC..F_VS] of TAsmCond =
  298. (C_CC,C_CS,C_EQ,C_GE,C_LO,C_LT,
  299. C_NE,C_SH,C_VC,C_VS);
  300. begin
  301. if f=F_NotPossible then
  302. internalerror(2011022101);
  303. if f>high(flag_2_cond) then
  304. internalerror(200112301);
  305. result:=flag_2_cond[f];
  306. end;
  307. function findreg_by_number(r:Tregister):tregisterindex;
  308. begin
  309. result:=rgBase.findreg_by_number_table(r,regnumber_index);
  310. end;
  311. function std_regnum_search(const s:string):Tregister;
  312. begin
  313. result:=regnumber_table[findreg_by_name_table(s,std_regname_table,std_regname_index)];
  314. end;
  315. function std_regname(r:Tregister):string;
  316. var
  317. p : tregisterindex;
  318. begin
  319. p:=findreg_by_number_table(r,regnumber_index);
  320. if p<>0 then
  321. result:=std_regname_table[p]
  322. else
  323. result:=generic_regname(r);
  324. end;
  325. function inverse_cond(const c: TAsmCond): TAsmCond; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  326. const
  327. inverse: array[TAsmCond] of TAsmCond=(C_None,
  328. C_CS,C_CC,C_NE,C_LT,C_HS,C_HC,C_IE,C_ID,C_SH,C_GE,
  329. C_PL,C_EQ,C_MI,C_LO,C_TS,C_TC,C_VS,C_VC);
  330. begin
  331. result := inverse[c];
  332. end;
  333. function conditions_equal(const c1, c2: TAsmCond): boolean; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  334. begin
  335. result := c1 = c2;
  336. end;
  337. function rotl(d : dword;b : byte) : dword;
  338. begin
  339. result:=(d shr (32-b)) or (d shl b);
  340. end;
  341. function dwarf_reg(r:tregister):byte;
  342. var
  343. reg : shortint;
  344. begin
  345. reg:=regdwarf_table[findreg_by_number(r)];
  346. if reg=-1 then
  347. internalerror(200603251);
  348. result:=reg;
  349. end;
  350. function GetHigh(const r : TRegister) : TRegister;
  351. begin
  352. result:=TRegister(longint(r)+1)
  353. end;
  354. function GetNextReg(const r: TRegister): TRegister;
  355. begin
  356. result:=TRegister(longint(r)+1);
  357. end;
  358. function GetLastReg(const r: TRegister): TRegister;
  359. begin
  360. result:=TRegister(longint(r)-1);
  361. end;
  362. function GetOffsetReg(const r: TRegister;ofs : shortint): TRegister;
  363. begin
  364. result:=TRegister(longint(r)+ofs);
  365. end;
  366. function GetOffsetReg64(const r,rhi: TRegister;ofs : shortint): TRegister;
  367. begin
  368. if ofs>3 then
  369. result:=TRegister(longint(rhi)+ofs-4)
  370. else
  371. result:=TRegister(longint(r)+ofs);
  372. end;
  373. function is_calljmp(o:tasmop):boolean;{$ifdef USEINLINE}inline;{$endif USEINLINE}
  374. begin
  375. is_calljmp:= o in jmp_instructions;
  376. end;
  377. end.