armreg.dat 1.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798
  1. ;
  2. ; $Id$
  3. ;
  4. ; ARM registers
  5. ;
  6. ; layout
  7. ; <name>,<type>,<value>,<stdname>,<stabidx>,<ot value>
  8. ;
  9. NO,$00,$00,INVALID,-1
  10. ; Integer registers
  11. R0,$01,$00,r0,0
  12. R1,$01,$01,r1,1
  13. R2,$01,$02,r2,2
  14. R3,$01,$03,r3,3
  15. R4,$01,$04,r4,4
  16. R5,$01,$05,r5,5
  17. R6,$01,$06,r6,6
  18. R7,$01,$07,r7,7
  19. R8,$01,$08,r8,8
  20. R9,$01,$09,r9,9
  21. R10,$01,$0a,r10,10
  22. R11,$01,$0b,r11,11
  23. R12,$01,$0c,r12,12
  24. R13,$01,$0d,r13,13
  25. R14,$01,$0e,r14,14
  26. R15,$01,$0f,r15,15
  27. ; Float registers
  28. F0,$02,$00,f0,32
  29. F1,$02,$01,f1,32
  30. F2,$02,$02,f2,32
  31. F3,$02,$03,f3,32
  32. F4,$02,$04,f4,32
  33. F5,$02,$05,f5,32
  34. F6,$02,$06,f6,32
  35. F7,$02,$07,f7,32
  36. ; MM registers
  37. S0,$03,$00,s0,0
  38. S1,$03,$00,s1,0
  39. D0,$03,$00,d0,0
  40. S2,$03,$00,s2,0
  41. S3,$03,$00,s3,0
  42. D1,$03,$00,d1,0
  43. S4,$03,$00,s4,0
  44. S5,$03,$00,s5,0
  45. D2,$03,$00,d2,0
  46. S6,$03,$00,s6,0
  47. S7,$03,$00,s7,0
  48. D3,$03,$00,d3,0
  49. S8,$03,$00,s8,0
  50. S9,$03,$00,s9,0
  51. D4,$03,$00,d4,0
  52. S10,$03,$00,s10,0
  53. S11,$03,$00,s11,0
  54. D5,$03,$00,d5,0
  55. S12,$03,$00,s12,0
  56. S13,$03,$00,s13,0
  57. D6,$03,$00,d6,0
  58. S14,$03,$00,s14,0
  59. S15,$03,$00,s15,0
  60. D7,$03,$00,d7,0
  61. S16,$03,$00,s16,0
  62. S17,$03,$00,s17,0
  63. D8,$03,$00,d8,0
  64. S18,$03,$00,s18,0
  65. S19,$03,$00,s19,0
  66. D9,$03,$00,d9,0
  67. S20,$03,$00,s20,0
  68. S21,$03,$00,s21,0
  69. D10,$03,$00,d10,0
  70. S22,$03,$00,s22,0
  71. S23,$03,$00,s23,0
  72. D11,$03,$00,d11,0
  73. S24,$03,$00,s24,0
  74. S25,$03,$00,s25,0
  75. D12,$03,$00,d12,0
  76. S26,$03,$00,s26,0
  77. S27,$03,$00,s27,0
  78. D13,$03,$00,d13,0
  79. S28,$03,$00,s28,0
  80. S29,$03,$00,s29,0
  81. D14,$03,$00,d14,0
  82. S30,$03,$00,s20,0
  83. S31,$03,$00,s21,0
  84. D15,$03,$00,d15,0
  85. ;
  86. ; $Log$
  87. ; Revision 1.2 2003-09-09 12:53:39 florian
  88. ; * some assembling problems fixed
  89. ; * improved loadaddr_ref_reg
  90. ;
  91. ; Revision 1.1 2003/09/04 00:15:29 florian
  92. ; * first bunch of adaptions of arm compiler for new register type
  93. ;
  94. ;