cpuinfo.pas 24 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004
  1. {
  2. Copyright (c) 1998-2002 by the Free Pascal development team
  3. Basic Processor information for the ARM
  4. See the file COPYING.FPC, included in this distribution,
  5. for details about the copyright.
  6. This program is distributed in the hope that it will be useful,
  7. but WITHOUT ANY WARRANTY; without even the implied warranty of
  8. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
  9. **********************************************************************}
  10. Unit CPUInfo;
  11. Interface
  12. uses
  13. globtype;
  14. Type
  15. bestreal = double;
  16. ts32real = single;
  17. ts64real = double;
  18. ts80real = type extended;
  19. ts128real = type extended;
  20. ts64comp = comp;
  21. pbestreal=^bestreal;
  22. { possible supported processors for this target }
  23. tcputype =
  24. (cpu_none,
  25. cpu_armv3,
  26. cpu_armv4,
  27. cpu_armv4t,
  28. cpu_armv5,
  29. cpu_armv6,
  30. cpu_armv7,
  31. cpu_armv7m
  32. );
  33. Const
  34. cpu_arm = [cpu_none,cpu_armv3,cpu_armv4,cpu_armv4t,cpu_armv5];
  35. cpu_thumb = [];
  36. cpu_thumb2 = [cpu_armv7m];
  37. Type
  38. tfputype =
  39. (fpu_none,
  40. fpu_soft,
  41. fpu_libgcc,
  42. fpu_fpa,
  43. fpu_fpa10,
  44. fpu_fpa11,
  45. fpu_vfpv2,
  46. fpu_vfpv3
  47. );
  48. tcontrollertype =
  49. (ct_none,
  50. { Phillips }
  51. ct_lpc2114,
  52. ct_lpc2124,
  53. ct_lpc2194,
  54. ct_lpc1768,
  55. { ATMEL }
  56. ct_at91sam7s256,
  57. ct_at91sam7se256,
  58. ct_at91sam7x256,
  59. ct_at91sam7xc256,
  60. { STMicroelectronics }
  61. ct_stm32f103rb,
  62. ct_stm32f103re,
  63. { TI - Fury Class - 64 K Flash, 16 K SRAM Devices }
  64. ct_lm3s1110,
  65. ct_lm3s1133,
  66. ct_lm3s1138,
  67. ct_lm3s1150,
  68. ct_lm3s1162,
  69. ct_lm3s1165,
  70. ct_lm3s1166,
  71. ct_lm3s2110,
  72. ct_lm3s2139,
  73. ct_lm3s6100,
  74. ct_lm3s6110,
  75. { TI - Fury Class - 128K Flash, 32K SRAM devices }
  76. ct_lm3s1601,
  77. ct_lm3s1608,
  78. ct_lm3s1620,
  79. ct_lm3s1635,
  80. ct_lm3s1636,
  81. ct_lm3s1637,
  82. ct_lm3s1651,
  83. ct_lm3s2601,
  84. ct_lm3s2608,
  85. ct_lm3s2620,
  86. ct_lm3s2637,
  87. ct_lm3s2651,
  88. ct_lm3s6610,
  89. ct_lm3s6611,
  90. ct_lm3s6618,
  91. ct_lm3s6633,
  92. ct_lm3s6637,
  93. ct_lm3s8630,
  94. { TI - Fury Class - 256K Flash, 64K SRAM devices }
  95. ct_lm3s1911,
  96. ct_lm3s1918,
  97. ct_lm3s1937,
  98. ct_lm3s1958,
  99. ct_lm3s1960,
  100. ct_lm3s1968,
  101. ct_lm3s1969,
  102. ct_lm3s2911,
  103. ct_lm3s2918,
  104. ct_lm3s2919,
  105. ct_lm3s2939,
  106. ct_lm3s2948,
  107. ct_lm3s2950,
  108. ct_lm3s2965,
  109. ct_lm3s6911,
  110. ct_lm3s6918,
  111. ct_lm3s6938,
  112. ct_lm3s6950,
  113. ct_lm3s6952,
  114. ct_lm3s6965,
  115. ct_lm3s8930,
  116. ct_lm3s8933,
  117. ct_lm3s8938,
  118. ct_lm3s8962,
  119. ct_lm3s8970,
  120. ct_lm3s8971,
  121. { TI - Tempest Tempest - 256 K Flash, 64 K SRAM }
  122. ct_lm3s5951,
  123. ct_lm3s5956,
  124. ct_lm3s1b21,
  125. ct_lm3s2b93,
  126. ct_lm3s5b91,
  127. ct_lm3s9b81,
  128. ct_lm3s9b90,
  129. ct_lm3s9b92,
  130. ct_lm3s9b95,
  131. ct_lm3s9b96,
  132. // generic Thumb2 target
  133. ct_thumb2bare
  134. );
  135. Const
  136. {# Size of native extended floating point type }
  137. extended_size = 12;
  138. {# Size of a multimedia register }
  139. mmreg_size = 16;
  140. { target cpu string (used by compiler options) }
  141. target_cpu_string = 'arm';
  142. { calling conventions supported by the code generator }
  143. supported_calling_conventions : tproccalloptions = [
  144. pocall_internproc,
  145. pocall_safecall,
  146. pocall_stdcall,
  147. { same as stdcall only different name mangling }
  148. pocall_cdecl,
  149. { same as stdcall only different name mangling }
  150. pocall_cppdecl,
  151. { same as stdcall but floating point numbers are handled like equal sized integers }
  152. pocall_softfloat,
  153. { same as stdcall (requires that all const records are passed by
  154. reference, but that's already done for stdcall) }
  155. pocall_mwpascal,
  156. { used for interrupt handling }
  157. pocall_interrupt
  158. ];
  159. cputypestr : array[tcputype] of string[8] = ('',
  160. 'ARMV3',
  161. 'ARMV4',
  162. 'ARMV4T',
  163. 'ARMV5',
  164. 'ARMV6',
  165. 'ARMV7',
  166. 'ARMV7M'
  167. );
  168. fputypestr : array[tfputype] of string[6] = ('',
  169. 'SOFT',
  170. 'LIBGCC',
  171. 'FPA',
  172. 'FPA10',
  173. 'FPA11',
  174. 'VFPV2',
  175. 'VFPV3'
  176. );
  177. embedded_controllers : array [tcontrollertype] of tcontrollerdatatype =
  178. ((
  179. controllertypestr:'';
  180. controllerunitstr:'';
  181. interruptvectors:0;
  182. flashbase:0;
  183. flashsize:0;
  184. srambase:0;
  185. sramsize:0
  186. ),
  187. (
  188. controllertypestr:'LPC2114';
  189. controllerunitstr:'LPC21x4';
  190. interruptvectors:8;
  191. flashbase:$00000000;
  192. flashsize:$00040000;
  193. srambase:$40000000;
  194. sramsize:$00004000
  195. ),
  196. (
  197. controllertypestr:'LPC2124';
  198. controllerunitstr:'LPC21x4';
  199. interruptvectors:8;
  200. flashbase:$00000000;
  201. flashsize:$00040000;
  202. srambase:$40000000;
  203. sramsize:$00004000
  204. ),
  205. (
  206. controllertypestr:'LPC2194';
  207. controllerunitstr:'LPC21x4';
  208. interruptvectors:8;
  209. flashbase:$00000000;
  210. flashsize:$00040000;
  211. srambase:$40000000;
  212. sramsize:$00004000
  213. ),
  214. (
  215. controllertypestr:'LPC1768';
  216. controllerunitstr:'LPC1768';
  217. interruptvectors:12;
  218. flashbase:$00000000;
  219. flashsize:$00040000;
  220. srambase:$10000000;
  221. sramsize:$00008000
  222. ),
  223. (
  224. controllertypestr:'AT91SAM7S256';
  225. controllerunitstr:'AT91SAM7x256';
  226. interruptvectors:8;
  227. flashbase:$00000000;
  228. flashsize:$00040000;
  229. srambase:$00200000;
  230. sramsize:$00010000
  231. ),
  232. (
  233. controllertypestr:'AT91SAM7SE256';
  234. controllerunitstr:'AT91SAM7x256';
  235. interruptvectors:8;
  236. flashbase:$00000000;
  237. flashsize:$00040000;
  238. srambase:$00200000;
  239. sramsize:$00010000
  240. ),
  241. (
  242. controllertypestr:'AT91SAM7X256';
  243. controllerunitstr:'AT91SAM7x256';
  244. interruptvectors:8;
  245. flashbase:$00000000;
  246. flashsize:$00040000;
  247. srambase:$00200000;
  248. sramsize:$00010000
  249. ),
  250. (
  251. controllertypestr:'AT91SAM7XC256';
  252. controllerunitstr:'AT91SAM7x256';
  253. interruptvectors:8;
  254. flashbase:$00000000;
  255. flashsize:$00040000;
  256. srambase:$00200000;
  257. sramsize:$00010000
  258. ),
  259. // ct_stm32f103rb,
  260. (
  261. controllertypestr:'STM32F103RB';
  262. controllerunitstr:'STM32F103';
  263. interruptvectors:12;
  264. flashbase:$08000000;
  265. flashsize:$00020000;
  266. srambase:$20000000;
  267. sramsize:$00005000
  268. ),
  269. // ct_stm32f103re,
  270. (
  271. controllertypestr:'STM32F103RE';
  272. controllerunitstr:'STM32F103';
  273. interruptvectors:12;
  274. flashbase:$08000000;
  275. flashsize:$00080000;
  276. srambase:$20000000;
  277. sramsize:$00010000
  278. ),
  279. { TI - 64 K Flash, 16 K SRAM Devices }
  280. // ct_lm3s1110,
  281. (
  282. controllertypestr:'LM3S1110';
  283. controllerunitstr:'LM3FURY';
  284. interruptvectors:72;
  285. flashbase:$00000000;
  286. flashsize:$00010000;
  287. srambase:$20000000;
  288. sramsize:$00004000
  289. ),
  290. // ct_lm3s1133,
  291. (
  292. controllertypestr:'LM3S1133';
  293. controllerunitstr:'LM3FURY';
  294. interruptvectors:72;
  295. flashbase:$00000000;
  296. flashsize:$00010000;
  297. srambase:$20000000;
  298. sramsize:$00004000
  299. ),
  300. // ct_lm3s1138,
  301. (
  302. controllertypestr:'LM3S1138';
  303. controllerunitstr:'LM3FURY';
  304. interruptvectors:72;
  305. flashbase:$00000000;
  306. flashsize:$00010000;
  307. srambase:$20000000;
  308. sramsize:$00004000
  309. ),
  310. // ct_lm3s1150,
  311. (
  312. controllertypestr:'LM3S1150';
  313. controllerunitstr:'LM3FURY';
  314. interruptvectors:72;
  315. flashbase:$00000000;
  316. flashsize:$00010000;
  317. srambase:$20000000;
  318. sramsize:$00004000
  319. ),
  320. // ct_lm3s1162,
  321. (
  322. controllertypestr:'LM3S1162';
  323. controllerunitstr:'LM3FURY';
  324. interruptvectors:72;
  325. flashbase:$00000000;
  326. flashsize:$00010000;
  327. srambase:$20000000;
  328. sramsize:$00004000
  329. ),
  330. // ct_lm3s1165,
  331. (
  332. controllertypestr:'LM3S1165';
  333. controllerunitstr:'LM3FURY';
  334. interruptvectors:72;
  335. flashbase:$00000000;
  336. flashsize:$00010000;
  337. srambase:$20000000;
  338. sramsize:$00004000
  339. ),
  340. // ct_lm3s1166,
  341. (
  342. controllertypestr:'LM3S1166';
  343. controllerunitstr:'LM3FURY';
  344. interruptvectors:72;
  345. flashbase:$00000000;
  346. flashsize:$00010000;
  347. srambase:$20000000;
  348. sramsize:$00004000
  349. ),
  350. // ct_lm3s2110,
  351. (
  352. controllertypestr:'LM3S2110';
  353. controllerunitstr:'LM3FURY';
  354. interruptvectors:72;
  355. flashbase:$00000000;
  356. flashsize:$00010000;
  357. srambase:$20000000;
  358. sramsize:$00004000
  359. ),
  360. // ct_lm3s2139,
  361. (
  362. controllertypestr:'LM3S2139';
  363. controllerunitstr:'LM3FURY';
  364. interruptvectors:72;
  365. flashbase:$00000000;
  366. flashsize:$00010000;
  367. srambase:$20000000;
  368. sramsize:$00004000
  369. ),
  370. // ct_lm3s6100,
  371. (
  372. controllertypestr:'LM3S6100';
  373. controllerunitstr:'LM3FURY';
  374. interruptvectors:72;
  375. flashbase:$00000000;
  376. flashsize:$00010000;
  377. srambase:$20000000;
  378. sramsize:$00004000
  379. ),
  380. // ct_lm3s6110,
  381. (
  382. controllertypestr:'LM3S6110';
  383. controllerunitstr:'LM3FURY';
  384. interruptvectors:72;
  385. flashbase:$00000000;
  386. flashsize:$00010000;
  387. srambase:$20000000;
  388. sramsize:$00004000
  389. ),
  390. { TI - 128K Flash, 32K SRAM devices }
  391. // ct_lm3s1601,
  392. (
  393. controllertypestr:'LM3S1601';
  394. controllerunitstr:'LM3FURY';
  395. interruptvectors:72;
  396. flashbase:$00000000;
  397. flashsize:$00020000;
  398. srambase:$20000000;
  399. sramsize:$00008000
  400. ),
  401. // ct_lm3s1608,
  402. (
  403. controllertypestr:'LM3S1608';
  404. controllerunitstr:'LM3FURY';
  405. interruptvectors:72;
  406. flashbase:$00000000;
  407. flashsize:$00020000;
  408. srambase:$20000000;
  409. sramsize:$00008000
  410. ),
  411. // ct_lm3s1620,
  412. (
  413. controllertypestr:'LM3S1620';
  414. controllerunitstr:'LM3FURY';
  415. interruptvectors:72;
  416. flashbase:$00000000;
  417. flashsize:$00020000;
  418. srambase:$20000000;
  419. sramsize:$00008000
  420. ),
  421. // ct_lm3s1635,
  422. (
  423. controllertypestr:'LM3S1635';
  424. controllerunitstr:'LM3FURY';
  425. interruptvectors:72;
  426. flashbase:$00000000;
  427. flashsize:$00020000;
  428. srambase:$20000000;
  429. sramsize:$00008000
  430. ),
  431. // ct_lm3s1636,
  432. (
  433. controllertypestr:'LM3S1636';
  434. controllerunitstr:'LM3FURY';
  435. interruptvectors:72;
  436. flashbase:$00000000;
  437. flashsize:$00020000;
  438. srambase:$20000000;
  439. sramsize:$00008000
  440. ),
  441. // ct_lm3s1637,
  442. (
  443. controllertypestr:'LM3S1637';
  444. controllerunitstr:'LM3FURY';
  445. interruptvectors:72;
  446. flashbase:$00000000;
  447. flashsize:$00020000;
  448. srambase:$20000000;
  449. sramsize:$00008000
  450. ),
  451. // ct_lm3s1651,
  452. (
  453. controllertypestr:'LM3S1651';
  454. controllerunitstr:'LM3FURY';
  455. interruptvectors:72;
  456. flashbase:$00000000;
  457. flashsize:$00020000;
  458. srambase:$20000000;
  459. sramsize:$00008000
  460. ),
  461. // ct_lm3s2601,
  462. (
  463. controllertypestr:'LM3S2601';
  464. controllerunitstr:'LM3FURY';
  465. interruptvectors:72;
  466. flashbase:$00000000;
  467. flashsize:$00020000;
  468. srambase:$20000000;
  469. sramsize:$00008000
  470. ),
  471. // ct_lm3s2608,
  472. (
  473. controllertypestr:'LM3S2608';
  474. controllerunitstr:'LM3FURY';
  475. interruptvectors:72;
  476. flashbase:$00000000;
  477. flashsize:$00020000;
  478. srambase:$20000000;
  479. sramsize:$00008000
  480. ),
  481. // ct_lm3s2620,
  482. (
  483. controllertypestr:'LM3S2620';
  484. controllerunitstr:'LM3FURY';
  485. interruptvectors:72;
  486. flashbase:$00000000;
  487. flashsize:$00020000;
  488. srambase:$20000000;
  489. sramsize:$00008000
  490. ),
  491. // ct_lm3s2637,
  492. (
  493. controllertypestr:'LM3S2637';
  494. controllerunitstr:'LM3FURY';
  495. interruptvectors:72;
  496. flashbase:$00000000;
  497. flashsize:$00020000;
  498. srambase:$20000000;
  499. sramsize:$00008000
  500. ),
  501. // ct_lm3s2651,
  502. (
  503. controllertypestr:'LM3S2651';
  504. controllerunitstr:'LM3FURY';
  505. interruptvectors:72;
  506. flashbase:$00000000;
  507. flashsize:$00020000;
  508. srambase:$20000000;
  509. sramsize:$00008000
  510. ),
  511. // ct_lm3s6610,
  512. (
  513. controllertypestr:'LM3S6610';
  514. controllerunitstr:'LM3FURY';
  515. interruptvectors:72;
  516. flashbase:$00000000;
  517. flashsize:$00020000;
  518. srambase:$20000000;
  519. sramsize:$00008000
  520. ),
  521. // ct_lm3s6611,
  522. (
  523. controllertypestr:'LM3S6611';
  524. controllerunitstr:'LM3FURY';
  525. interruptvectors:72;
  526. flashbase:$00000000;
  527. flashsize:$00020000;
  528. srambase:$20000000;
  529. sramsize:$00008000
  530. ),
  531. // ct_lm3s6618,
  532. (
  533. controllertypestr:'LM3S6618';
  534. controllerunitstr:'LM3FURY';
  535. interruptvectors:72;
  536. flashbase:$00000000;
  537. flashsize:$00020000;
  538. srambase:$20000000;
  539. sramsize:$00008000
  540. ),
  541. // ct_lm3s6633,
  542. (
  543. controllertypestr:'LM3S6633';
  544. controllerunitstr:'LM3FURY';
  545. interruptvectors:72;
  546. flashbase:$00000000;
  547. flashsize:$00020000;
  548. srambase:$20000000;
  549. sramsize:$00008000
  550. ),
  551. // ct_lm3s6637,
  552. (
  553. controllertypestr:'LM3S6637';
  554. controllerunitstr:'LM3FURY';
  555. interruptvectors:72;
  556. flashbase:$00000000;
  557. flashsize:$00020000;
  558. srambase:$20000000;
  559. sramsize:$00008000
  560. ),
  561. // ct_lm3s8630,
  562. (
  563. controllertypestr:'LM3S8630';
  564. controllerunitstr:'LM3FURY';
  565. interruptvectors:72;
  566. flashbase:$00000000;
  567. flashsize:$00020000;
  568. srambase:$20000000;
  569. sramsize:$00008000
  570. ),
  571. { TI - 256K Flash, 64K SRAM devices }
  572. // ct_lm3s1911,
  573. (
  574. controllertypestr:'LM3S1911';
  575. controllerunitstr:'LM3FURY';
  576. interruptvectors:72;
  577. flashbase:$00000000;
  578. flashsize:$00040000;
  579. srambase:$20000000;
  580. sramsize:$00010000
  581. ),
  582. // ct_lm3s1918,
  583. (
  584. controllertypestr:'LM3S1918';
  585. controllerunitstr:'LM3FURY';
  586. interruptvectors:72;
  587. flashbase:$00000000;
  588. flashsize:$00040000;
  589. srambase:$20000000;
  590. sramsize:$00010000
  591. ),
  592. // ct_lm3s1937,
  593. (
  594. controllertypestr:'LM3S1937';
  595. controllerunitstr:'LM3FURY';
  596. interruptvectors:72;
  597. flashbase:$00000000;
  598. flashsize:$00040000;
  599. srambase:$20000000;
  600. sramsize:$00010000
  601. ),
  602. // ct_lm3s1958,
  603. (
  604. controllertypestr:'LM3S1958';
  605. controllerunitstr:'LM3FURY';
  606. interruptvectors:72;
  607. flashbase:$00000000;
  608. flashsize:$00040000;
  609. srambase:$20000000;
  610. sramsize:$00010000
  611. ),
  612. // ct_lm3s1960,
  613. (
  614. controllertypestr:'LM3S1960';
  615. controllerunitstr:'LM3FURY';
  616. interruptvectors:72;
  617. flashbase:$00000000;
  618. flashsize:$00040000;
  619. srambase:$20000000;
  620. sramsize:$00010000
  621. ),
  622. // ct_lm3s1968,
  623. (
  624. controllertypestr:'LM3S1968';
  625. controllerunitstr:'LM3FURY';
  626. interruptvectors:72;
  627. flashbase:$00000000;
  628. flashsize:$00040000;
  629. srambase:$20000000;
  630. sramsize:$00010000
  631. ),
  632. // ct_lm3s1969,
  633. (
  634. controllertypestr:'LM3S1969';
  635. controllerunitstr:'LM3FURY';
  636. interruptvectors:72;
  637. flashbase:$00000000;
  638. flashsize:$00040000;
  639. srambase:$20000000;
  640. sramsize:$00010000
  641. ),
  642. // ct_lm3s2911,
  643. (
  644. controllertypestr:'LM3S2911';
  645. controllerunitstr:'LM3FURY';
  646. interruptvectors:72;
  647. flashbase:$00000000;
  648. flashsize:$00040000;
  649. srambase:$20000000;
  650. sramsize:$00010000
  651. ),
  652. // ct_lm3s2918,
  653. (
  654. controllertypestr:'LM3S2918';
  655. controllerunitstr:'LM3FURY';
  656. interruptvectors:72;
  657. flashbase:$00000000;
  658. flashsize:$00040000;
  659. srambase:$20000000;
  660. sramsize:$00010000
  661. ),
  662. // ct_lm3s2919,
  663. (
  664. controllertypestr:'LM3S2919';
  665. controllerunitstr:'LM3FURY';
  666. interruptvectors:72;
  667. flashbase:$00000000;
  668. flashsize:$00040000;
  669. srambase:$20000000;
  670. sramsize:$00010000
  671. ),
  672. // ct_lm3s2939,
  673. (
  674. controllertypestr:'LM3S2939';
  675. controllerunitstr:'LM3FURY';
  676. interruptvectors:72;
  677. flashbase:$00000000;
  678. flashsize:$00040000;
  679. srambase:$20000000;
  680. sramsize:$00010000
  681. ),
  682. // ct_lm3s2948,
  683. (
  684. controllertypestr:'LM3S2948';
  685. controllerunitstr:'LM3FURY';
  686. interruptvectors:72;
  687. flashbase:$00000000;
  688. flashsize:$00040000;
  689. srambase:$20000000;
  690. sramsize:$00010000
  691. ),
  692. // ct_lm3s2950,
  693. (
  694. controllertypestr:'LM3S2950';
  695. controllerunitstr:'LM3FURY';
  696. interruptvectors:72;
  697. flashbase:$00000000;
  698. flashsize:$00040000;
  699. srambase:$20000000;
  700. sramsize:$00010000
  701. ),
  702. // ct_lm3s2965,
  703. (
  704. controllertypestr:'LM3S2965';
  705. controllerunitstr:'LM3FURY';
  706. interruptvectors:72;
  707. flashbase:$00000000;
  708. flashsize:$00040000;
  709. srambase:$20000000;
  710. sramsize:$00010000
  711. ),
  712. // ct_lm3s6911,
  713. (
  714. controllertypestr:'LM3S6911';
  715. controllerunitstr:'LM3FURY';
  716. interruptvectors:72;
  717. flashbase:$00000000;
  718. flashsize:$00040000;
  719. srambase:$20000000;
  720. sramsize:$00010000
  721. ),
  722. // ct_lm3s6918,
  723. (
  724. controllertypestr:'LM3S6918';
  725. controllerunitstr:'LM3FURY';
  726. interruptvectors:72;
  727. flashbase:$00000000;
  728. flashsize:$00040000;
  729. srambase:$20000000;
  730. sramsize:$00010000
  731. ),
  732. // ct_lm3s6938,
  733. (
  734. controllertypestr:'LM3S6938';
  735. controllerunitstr:'LM3FURY';
  736. interruptvectors:72;
  737. flashbase:$00000000;
  738. flashsize:$00040000;
  739. srambase:$20000000;
  740. sramsize:$00010000
  741. ),
  742. // ct_lm3s6950,
  743. (
  744. controllertypestr:'LM3S6950';
  745. controllerunitstr:'LM3FURY';
  746. interruptvectors:72;
  747. flashbase:$00000000;
  748. flashsize:$00040000;
  749. srambase:$20000000;
  750. sramsize:$00010000
  751. ),
  752. // ct_lm3s6952,
  753. (
  754. controllertypestr:'LM3S6952';
  755. controllerunitstr:'LM3FURY';
  756. interruptvectors:72;
  757. flashbase:$00000000;
  758. flashsize:$00040000;
  759. srambase:$20000000;
  760. sramsize:$00010000
  761. ),
  762. // ct_lm3s6965,
  763. (
  764. controllertypestr:'LM3S6965';
  765. controllerunitstr:'LM3FURY';
  766. interruptvectors:72;
  767. flashbase:$00000000;
  768. flashsize:$00040000;
  769. srambase:$20000000;
  770. sramsize:$00010000
  771. ),
  772. // ct_lm3s8930,
  773. (
  774. controllertypestr:'LM3S8930';
  775. controllerunitstr:'LM3FURY';
  776. interruptvectors:72;
  777. flashbase:$00000000;
  778. flashsize:$00040000;
  779. srambase:$20000000;
  780. sramsize:$00010000
  781. ),
  782. // ct_lm3s8933,
  783. (
  784. controllertypestr:'LM3S8933';
  785. controllerunitstr:'LM3FURY';
  786. interruptvectors:72;
  787. flashbase:$00000000;
  788. flashsize:$00040000;
  789. srambase:$20000000;
  790. sramsize:$00010000
  791. ),
  792. // ct_lm3s8938,
  793. (
  794. controllertypestr:'LM3S8938';
  795. controllerunitstr:'LM3FURY';
  796. interruptvectors:72;
  797. flashbase:$00000000;
  798. flashsize:$00040000;
  799. srambase:$20000000;
  800. sramsize:$00010000
  801. ),
  802. // ct_lm3s8962,
  803. (
  804. controllertypestr:'LM3S8962';
  805. controllerunitstr:'LM3FURY';
  806. interruptvectors:72;
  807. flashbase:$00000000;
  808. flashsize:$00040000;
  809. srambase:$20000000;
  810. sramsize:$00010000
  811. ),
  812. // ct_lm3s8970,
  813. (
  814. controllertypestr:'LM3S8970';
  815. controllerunitstr:'LM3FURY';
  816. interruptvectors:72;
  817. flashbase:$00000000;
  818. flashsize:$00040000;
  819. srambase:$20000000;
  820. sramsize:$00010000
  821. ),
  822. // ct_lm3s8971,
  823. (
  824. controllertypestr:'LM3S8971';
  825. controllerunitstr:'LM3FURY';
  826. interruptvectors:72;
  827. flashbase:$00000000;
  828. flashsize:$00040000;
  829. srambase:$20000000;
  830. sramsize:$00010000
  831. ),
  832. { TI - Tempest parts - 256 K Flash, 64 K SRAM }
  833. // ct_lm3s5951,
  834. (
  835. controllertypestr:'LM3S5951';
  836. controllerunitstr:'LM3TEMPEST';
  837. interruptvectors:72;
  838. flashbase:$00000000;
  839. flashsize:$00040000;
  840. srambase:$20000000;
  841. sramsize:$00010000
  842. ),
  843. // ct_lm3s5956,
  844. (
  845. controllertypestr:'LM3S5956';
  846. controllerunitstr:'LM3TEMPEST';
  847. interruptvectors:72;
  848. flashbase:$00000000;
  849. flashsize:$00040000;
  850. srambase:$20000000;
  851. sramsize:$00010000
  852. ),
  853. // ct_lm3s1b21,
  854. (
  855. controllertypestr:'LM3S1B21';
  856. controllerunitstr:'LM3TEMPEST';
  857. interruptvectors:72;
  858. flashbase:$00000000;
  859. flashsize:$00040000;
  860. srambase:$20000000;
  861. sramsize:$00010000
  862. ),
  863. // ct_lm3s2b93,
  864. (
  865. controllertypestr:'LM3S2B93';
  866. controllerunitstr:'LM3TEMPEST';
  867. interruptvectors:72;
  868. flashbase:$00000000;
  869. flashsize:$00040000;
  870. srambase:$20000000;
  871. sramsize:$00010000
  872. ),
  873. // ct_lm3s5b91,
  874. (
  875. controllertypestr:'LM3S5B91';
  876. controllerunitstr:'LM3TEMPEST';
  877. interruptvectors:72;
  878. flashbase:$00000000;
  879. flashsize:$00040000;
  880. srambase:$20000000;
  881. sramsize:$00010000
  882. ),
  883. // ct_lm3s9b81,
  884. (
  885. controllertypestr:'LM3S9B81';
  886. controllerunitstr:'LM3TEMPEST';
  887. interruptvectors:72;
  888. flashbase:$00000000;
  889. flashsize:$00040000;
  890. srambase:$20000000;
  891. sramsize:$00010000
  892. ),
  893. // ct_lm3s9b90,
  894. (
  895. controllertypestr:'LM3S9B90';
  896. controllerunitstr:'LM3TEMPEST';
  897. interruptvectors:72;
  898. flashbase:$00000000;
  899. flashsize:$00040000;
  900. srambase:$20000000;
  901. sramsize:$00010000
  902. ),
  903. // ct_lm3s9b92,
  904. (
  905. controllertypestr:'LM3S9B92';
  906. controllerunitstr:'LM3TEMPEST';
  907. interruptvectors:72;
  908. flashbase:$00000000;
  909. flashsize:$00040000;
  910. srambase:$20000000;
  911. sramsize:$00010000
  912. ),
  913. // ct_lm3s9b95,
  914. (
  915. controllertypestr:'LM3S9B95';
  916. controllerunitstr:'LM3TEMPEST';
  917. interruptvectors:72;
  918. flashbase:$00000000;
  919. flashsize:$00040000;
  920. srambase:$20000000;
  921. sramsize:$00010000
  922. ),
  923. // ct_lm3s9b96,
  924. (
  925. controllertypestr:'LM3S9B96';
  926. controllerunitstr:'LM3TEMPEST';
  927. interruptvectors:72;
  928. flashbase:$00000000;
  929. flashsize:$00040000;
  930. srambase:$20000000;
  931. sramsize:$00010000
  932. ),
  933. // bare bones Thumb2
  934. (
  935. controllertypestr:'THUMB2_BARE';
  936. controllerunitstr:'THUMB2_BARE';
  937. interruptvectors:128;
  938. flashbase:$00000000;
  939. flashsize:$00100000;
  940. srambase:$20000000;
  941. sramsize:$00100000
  942. )
  943. );
  944. vfp_scalar = [fpu_vfpv2,fpu_vfpv3];
  945. { Supported optimizations, only used for information }
  946. supported_optimizerswitches = genericlevel1optimizerswitches+
  947. genericlevel2optimizerswitches+
  948. genericlevel3optimizerswitches-
  949. { no need to write info about those }
  950. [cs_opt_level1,cs_opt_level2,cs_opt_level3]+
  951. [cs_opt_regvar,cs_opt_loopunroll,cs_opt_tailrecursion,
  952. cs_opt_stackframe,cs_opt_nodecse];
  953. level1optimizerswitches = genericlevel1optimizerswitches;
  954. level2optimizerswitches = genericlevel2optimizerswitches + level1optimizerswitches +
  955. [cs_opt_regvar,cs_opt_stackframe,cs_opt_tailrecursion,cs_opt_nodecse];
  956. level3optimizerswitches = genericlevel3optimizerswitches + level2optimizerswitches + [{,cs_opt_loopunroll}];
  957. Implementation
  958. end.