cgobj.pas 178 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212
  1. {
  2. Copyright (c) 1998-2005 by Florian Klaempfl
  3. Member of the Free Pascal development team
  4. This unit implements the basic code generator object
  5. This program is free software; you can redistribute it and/or modify
  6. it under the terms of the GNU General Public License as published by
  7. the Free Software Foundation; either version 2 of the License, or
  8. (at your option) any later version.
  9. This program is distributed in the hope that it will be useful,
  10. but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. GNU General Public License for more details.
  13. You should have received a copy of the GNU General Public License
  14. along with this program; if not, write to the Free Software
  15. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  16. ****************************************************************************
  17. }
  18. {# @abstract(Abstract code generator unit)
  19. Abstreact code generator unit. This contains the base class
  20. to implement for all new supported processors.
  21. WARNING: None of the routines implemented in these modules,
  22. or their descendants, should use the temp. allocator, as
  23. these routines may be called inside genentrycode, and the
  24. stack frame is already setup!
  25. }
  26. unit cgobj;
  27. {$i fpcdefs.inc}
  28. interface
  29. uses
  30. cclasses,globtype,constexp,
  31. cpubase,cgbase,cgutils,parabase,
  32. aasmbase,aasmtai,aasmdata,aasmcpu,
  33. symconst,symtype,symdef,rgobj
  34. ;
  35. type
  36. talignment = (AM_NATURAL,AM_NONE,AM_2BYTE,AM_4BYTE,AM_8BYTE);
  37. tsubsetloadopt = (SL_REG,SL_REGNOSRCMASK,SL_SETZERO,SL_SETMAX);
  38. {# @abstract(Abstract code generator)
  39. This class implements an abstract instruction generator. Some of
  40. the methods of this class are generic, while others must
  41. be overriden for all new processors which will be supported
  42. by Free Pascal. For 32-bit processors, the base class
  43. should be @link(tcg64f32) and not @var(tcg).
  44. }
  45. tcg = class
  46. public
  47. { how many times is this current code executed }
  48. executionweight : longint;
  49. alignment : talignment;
  50. rg : array[tregistertype] of trgobj;
  51. {$ifdef flowgraph}
  52. aktflownode:word;
  53. {$endif}
  54. {************************************************}
  55. { basic routines }
  56. constructor create;
  57. {# Initialize the register allocators needed for the codegenerator.}
  58. procedure init_register_allocators;virtual;
  59. {# Clean up the register allocators needed for the codegenerator.}
  60. procedure done_register_allocators;virtual;
  61. {# Set whether live_start or live_end should be updated when allocating registers, needed when e.g. generating initcode after the rest of the code. }
  62. procedure set_regalloc_live_range_direction(dir: TRADirection);
  63. {$ifdef flowgraph}
  64. procedure init_flowgraph;
  65. procedure done_flowgraph;
  66. {$endif}
  67. {# Gets a register suitable to do integer operations on.}
  68. function getintregister(list:TAsmList;size:Tcgsize):Tregister;virtual;
  69. {# Gets a register suitable to do integer operations on.}
  70. function getaddressregister(list:TAsmList):Tregister;virtual;
  71. function getfpuregister(list:TAsmList;size:Tcgsize):Tregister;virtual;
  72. function getmmregister(list:TAsmList;size:Tcgsize):Tregister;virtual;
  73. function getflagregister(list:TAsmList;size:Tcgsize):Tregister;virtual;
  74. {Does the generic cg need SIMD registers, like getmmxregister? Or should
  75. the cpu specific child cg object have such a method?}
  76. procedure add_reg_instruction(instr:Tai;r:tregister);virtual;
  77. procedure add_move_instruction(instr:Taicpu);virtual;
  78. function uses_registers(rt:Tregistertype):boolean;virtual;
  79. {# Get a specific register.}
  80. procedure getcpuregister(list:TAsmList;r:Tregister);virtual;
  81. procedure ungetcpuregister(list:TAsmList;r:Tregister);virtual;
  82. {# Get multiple registers specified.}
  83. procedure alloccpuregisters(list:TAsmList;rt:Tregistertype;const r:Tcpuregisterset);virtual;
  84. {# Free multiple registers specified.}
  85. procedure dealloccpuregisters(list:TAsmList;rt:Tregistertype;const r:Tcpuregisterset);virtual;
  86. procedure allocallcpuregisters(list:TAsmList);virtual;
  87. procedure deallocallcpuregisters(list:TAsmList);virtual;
  88. procedure do_register_allocation(list:TAsmList;headertai:tai);virtual;
  89. procedure translate_register(var reg : tregister);
  90. function makeregsize(list:TAsmList;reg:Tregister;size:Tcgsize):Tregister;
  91. {# Emit a label to the instruction stream. }
  92. procedure a_label(list : TAsmList;l : tasmlabel);virtual;
  93. {# Allocates register r by inserting a pai_realloc record }
  94. procedure a_reg_alloc(list : TAsmList;r : tregister);
  95. {# Deallocates register r by inserting a pa_regdealloc record}
  96. procedure a_reg_dealloc(list : TAsmList;r : tregister);
  97. { Synchronize register, make sure it is still valid }
  98. procedure a_reg_sync(list : TAsmList;r : tregister);
  99. {# Pass a parameter, which is located in a register, to a routine.
  100. This routine should push/send the parameter to the routine, as
  101. required by the specific processor ABI and routine modifiers.
  102. This must be overriden for each CPU target.
  103. @param(size size of the operand in the register)
  104. @param(r register source of the operand)
  105. @param(cgpara where the parameter will be stored)
  106. }
  107. procedure a_param_reg(list : TAsmList;size : tcgsize;r : tregister;const cgpara : TCGPara);virtual;
  108. {# Pass a parameter, which is a constant, to a routine.
  109. A generic version is provided. This routine should
  110. be overriden for optimization purposes if the cpu
  111. permits directly sending this type of parameter.
  112. @param(size size of the operand in constant)
  113. @param(a value of constant to send)
  114. @param(cgpara where the parameter will be stored)
  115. }
  116. procedure a_param_const(list : TAsmList;size : tcgsize;a : aint;const cgpara : TCGPara);virtual;
  117. {# Pass the value of a parameter, which is located in memory, to a routine.
  118. A generic version is provided. This routine should
  119. be overriden for optimization purposes if the cpu
  120. permits directly sending this type of parameter.
  121. @param(size size of the operand in constant)
  122. @param(r Memory reference of value to send)
  123. @param(cgpara where the parameter will be stored)
  124. }
  125. procedure a_param_ref(list : TAsmList;size : tcgsize;const r : treference;const cgpara : TCGPara);virtual;
  126. {# Pass the value of a parameter, which can be located either in a register or memory location,
  127. to a routine.
  128. A generic version is provided.
  129. @param(l location of the operand to send)
  130. @param(nr parameter number (starting from one) of routine (from left to right))
  131. @param(cgpara where the parameter will be stored)
  132. }
  133. procedure a_param_loc(list : TAsmList;const l : tlocation;const cgpara : TCGPara);
  134. {# Pass the address of a reference to a routine. This routine
  135. will calculate the address of the reference, and pass this
  136. calculated address as a parameter.
  137. A generic version is provided. This routine should
  138. be overriden for optimization purposes if the cpu
  139. permits directly sending this type of parameter.
  140. @param(r reference to get address from)
  141. @param(nr parameter number (starting from one) of routine (from left to right))
  142. }
  143. procedure a_paramaddr_ref(list : TAsmList;const r : treference;const cgpara : TCGPara);virtual;
  144. {# Load a cgparaloc into a memory reference.
  145. @param(paraloc the source parameter sublocation)
  146. @param(ref the destination reference)
  147. @param(sizeleft indicates the total number of bytes left in all of
  148. the remaining sublocations of this parameter (the current
  149. sublocation and all of the sublocations coming after it).
  150. In case this location is also a reference, it is assumed
  151. to be the final part sublocation of the parameter and that it
  152. contains all of the "sizeleft" bytes).)
  153. @param(alignment the alignment of the paraloc in case it's a reference)
  154. }
  155. procedure a_load_cgparaloc_ref(list : TAsmList;const paraloc : TCGParaLocation;const ref : treference;sizeleft : aint;align : longint);
  156. {# Load a cgparaloc into any kind of register (int, fp, mm).
  157. @param(regsize the size of the destination register)
  158. @param(paraloc the source parameter sublocation)
  159. @param(reg the destination register)
  160. @param(alignment the alignment of the paraloc in case it's a reference)
  161. }
  162. procedure a_load_cgparaloc_anyreg(list : TAsmList;regsize : tcgsize;const paraloc : TCGParaLocation;reg : tregister;align : longint);
  163. { Remarks:
  164. * If a method specifies a size you have only to take care
  165. of that number of bits, i.e. load_const_reg with OP_8 must
  166. only load the lower 8 bit of the specified register
  167. the rest of the register can be undefined
  168. if necessary the compiler will call a method
  169. to zero or sign extend the register
  170. * The a_load_XX_XX with OP_64 needn't to be
  171. implemented for 32 bit
  172. processors, the code generator takes care of that
  173. * the addr size is for work with the natural pointer
  174. size
  175. * the procedures without fpu/mm are only for integer usage
  176. * normally the first location is the source and the
  177. second the destination
  178. }
  179. {# Emits instruction to call the method specified by symbol name.
  180. This routine must be overriden for each new target cpu.
  181. There is no a_call_ref because loading the reference will use
  182. a temp register on most cpu's resulting in conflicts with the
  183. registers used for the parameters (PFV)
  184. }
  185. procedure a_call_name(list : TAsmList;const s : string; weak: boolean);virtual; abstract;
  186. procedure a_call_reg(list : TAsmList;reg : tregister);virtual; abstract;
  187. procedure a_call_ref(list : TAsmList;ref : treference);virtual; abstract;
  188. { same as a_call_name, might be overriden on certain architectures to emit
  189. static calls without usage of a got trampoline }
  190. procedure a_call_name_static(list : TAsmList;const s : string);virtual;
  191. { move instructions }
  192. procedure a_load_const_reg(list : TAsmList;size : tcgsize;a : aint;register : tregister);virtual; abstract;
  193. procedure a_load_const_ref(list : TAsmList;size : tcgsize;a : aint;const ref : treference);virtual;
  194. procedure a_load_const_loc(list : TAsmList;a : aint;const loc : tlocation);
  195. procedure a_load_reg_ref(list : TAsmList;fromsize,tosize : tcgsize;register : tregister;const ref : treference);virtual; abstract;
  196. procedure a_load_reg_ref_unaligned(list : TAsmList;fromsize,tosize : tcgsize;register : tregister;const ref : treference);virtual;
  197. procedure a_load_reg_reg(list : TAsmList;fromsize,tosize : tcgsize;reg1,reg2 : tregister);virtual; abstract;
  198. procedure a_load_reg_loc(list : TAsmList;fromsize : tcgsize;reg : tregister;const loc: tlocation);
  199. procedure a_load_ref_reg(list : TAsmList;fromsize,tosize : tcgsize;const ref : treference;register : tregister);virtual; abstract;
  200. procedure a_load_ref_reg_unaligned(list : TAsmList;fromsize,tosize : tcgsize;const ref : treference;register : tregister);virtual;
  201. procedure a_load_ref_ref(list : TAsmList;fromsize,tosize : tcgsize;const sref : treference;const dref : treference);virtual;
  202. procedure a_load_loc_reg(list : TAsmList;tosize: tcgsize; const loc: tlocation; reg : tregister);
  203. procedure a_load_loc_ref(list : TAsmList;tosize: tcgsize; const loc: tlocation; const ref : treference);
  204. procedure a_load_loc_subsetreg(list : TAsmList;subsetsize: tcgsize; const loc: tlocation; const sreg : tsubsetregister);
  205. procedure a_load_loc_subsetref(list : TAsmList;subsetsize: tcgsize; const loc: tlocation; const sref : tsubsetreference);
  206. procedure a_loadaddr_ref_reg(list : TAsmList;const ref : treference;r : tregister);virtual; abstract;
  207. procedure a_load_subsetreg_reg(list : TAsmList; subsetsize, tosize: tcgsize; const sreg: tsubsetregister; destreg: tregister); virtual;
  208. procedure a_load_reg_subsetreg(list : TAsmList; fromsize, subsetsize: tcgsize; fromreg: tregister; const sreg: tsubsetregister); virtual;
  209. procedure a_load_subsetreg_subsetreg(list: TAsmlist; fromsubsetsize, tosubsetsize : tcgsize; const fromsreg, tosreg: tsubsetregister); virtual;
  210. procedure a_load_subsetreg_ref(list : TAsmList; subsetsize, tosize: tcgsize; const sreg: tsubsetregister; const destref: treference); virtual;
  211. procedure a_load_ref_subsetreg(list : TAsmList; fromsize, subsetsize: tcgsize; const fromref: treference; const sreg: tsubsetregister); virtual;
  212. procedure a_load_const_subsetreg(list: TAsmlist; subsetsize: tcgsize; a: aint; const sreg: tsubsetregister); virtual;
  213. procedure a_load_subsetreg_loc(list: TAsmlist; subsetsize: tcgsize; const sreg: tsubsetregister; const loc: tlocation); virtual;
  214. procedure a_load_subsetref_reg(list : TAsmList; subsetsize, tosize: tcgsize; const sref: tsubsetreference; destreg: tregister); virtual;
  215. procedure a_load_reg_subsetref(list : TAsmList; fromsize, subsetsize: tcgsize; fromreg: tregister; const sref: tsubsetreference);
  216. procedure a_load_subsetref_subsetref(list: TAsmlist; fromsubsetsize, tosubsetsize : tcgsize; const fromsref, tosref: tsubsetreference); virtual;
  217. procedure a_load_subsetref_ref(list : TAsmList; subsetsize, tosize: tcgsize; const sref: tsubsetreference; const destref: treference); virtual;
  218. procedure a_load_ref_subsetref(list : TAsmList; fromsize, subsetsize: tcgsize; const fromref: treference; const sref: tsubsetreference); virtual;
  219. procedure a_load_const_subsetref(list: TAsmlist; subsetsize: tcgsize; a: aint; const sref: tsubsetreference); virtual;
  220. procedure a_load_subsetref_loc(list: TAsmlist; subsetsize: tcgsize; const sref: tsubsetreference; const loc: tlocation); virtual;
  221. procedure a_load_subsetref_subsetreg(list: TAsmlist; fromsubsetsize, tosubsetsize : tcgsize; const fromsref: tsubsetreference; const tosreg: tsubsetregister); virtual;
  222. procedure a_load_subsetreg_subsetref(list: TAsmlist; fromsubsetsize, tosubsetsize : tcgsize; const fromsreg: tsubsetregister; const tosref: tsubsetreference); virtual;
  223. { bit test instructions }
  224. procedure a_bit_test_reg_reg_reg(list : TAsmList; bitnumbersize,valuesize,destsize: tcgsize;bitnumber,value,destreg: tregister); virtual;
  225. procedure a_bit_test_const_ref_reg(list: TAsmList; destsize: tcgsize; bitnumber: aint; const ref: treference; destreg: tregister); virtual;
  226. procedure a_bit_test_const_reg_reg(list: TAsmList; setregsize, destsize: tcgsize; bitnumber: aint; setreg, destreg: tregister); virtual;
  227. procedure a_bit_test_const_subsetreg_reg(list: TAsmList; setregsize, destsize: tcgsize; bitnumber: aint; const setreg: tsubsetregister; destreg: tregister); virtual;
  228. procedure a_bit_test_reg_ref_reg(list: TAsmList; bitnumbersize, destsize: tcgsize; bitnumber: tregister; const ref: treference; destreg: tregister); virtual;
  229. procedure a_bit_test_reg_loc_reg(list: TAsmList; bitnumbersize, destsize: tcgsize; bitnumber: tregister; const loc: tlocation; destreg: tregister);
  230. procedure a_bit_test_const_loc_reg(list: TAsmList; destsize: tcgsize; bitnumber: aint; const loc: tlocation; destreg: tregister);
  231. { bit set/clear instructions }
  232. procedure a_bit_set_reg_reg(list : TAsmList; doset: boolean; bitnumbersize, destsize: tcgsize; bitnumber,dest: tregister); virtual;
  233. procedure a_bit_set_const_ref(list: TAsmList; doset: boolean;destsize: tcgsize; bitnumber: aint; const ref: treference); virtual;
  234. procedure a_bit_set_const_reg(list: TAsmList; doset: boolean; destsize: tcgsize; bitnumber: aint; destreg: tregister); virtual;
  235. procedure a_bit_set_const_subsetreg(list: TAsmList; doset: boolean; destsize: tcgsize; bitnumber: aint; const destreg: tsubsetregister); virtual;
  236. procedure a_bit_set_reg_ref(list: TAsmList; doset: boolean; bitnumbersize: tcgsize; bitnumber: tregister; const ref: treference); virtual;
  237. procedure a_bit_set_reg_loc(list: TAsmList; doset: boolean; bitnumbersize: tcgsize; bitnumber: tregister; const loc: tlocation);
  238. procedure a_bit_set_const_loc(list: TAsmList; doset: boolean; bitnumber: aint; const loc: tlocation);
  239. { fpu move instructions }
  240. procedure a_loadfpu_reg_reg(list: TAsmList; fromsize, tosize:tcgsize; reg1, reg2: tregister); virtual; abstract;
  241. procedure a_loadfpu_ref_reg(list: TAsmList; fromsize, tosize: tcgsize; const ref: treference; reg: tregister); virtual; abstract;
  242. procedure a_loadfpu_reg_ref(list: TAsmList; fromsize, tosize: tcgsize; reg: tregister; const ref: treference); virtual; abstract;
  243. procedure a_loadfpu_ref_ref(list: TAsmList; fromsize, tosize: tcgsize; const ref1,ref2: treference);
  244. procedure a_loadfpu_loc_reg(list: TAsmList; tosize: tcgsize; const loc: tlocation; const reg: tregister);
  245. procedure a_loadfpu_reg_loc(list: TAsmList; fromsize: tcgsize; const reg: tregister; const loc: tlocation);
  246. procedure a_paramfpu_reg(list : TAsmList;size : tcgsize;const r : tregister;const cgpara : TCGPara);virtual;
  247. procedure a_paramfpu_ref(list : TAsmList;size : tcgsize;const ref : treference;const cgpara : TCGPara);virtual;
  248. { vector register move instructions }
  249. procedure a_loadmm_reg_reg(list: TAsmList; fromsize, tosize : tcgsize;reg1, reg2: tregister;shuffle : pmmshuffle); virtual;
  250. procedure a_loadmm_ref_reg(list: TAsmList; fromsize, tosize : tcgsize;const ref: treference; reg: tregister;shuffle : pmmshuffle); virtual;
  251. procedure a_loadmm_reg_ref(list: TAsmList; fromsize, tosize : tcgsize;reg: tregister; const ref: treference;shuffle : pmmshuffle); virtual;
  252. procedure a_loadmm_loc_reg(list: TAsmList; size: tcgsize; const loc: tlocation; const reg: tregister;shuffle : pmmshuffle);
  253. procedure a_loadmm_reg_loc(list: TAsmList; size: tcgsize; const reg: tregister; const loc: tlocation;shuffle : pmmshuffle);
  254. procedure a_parammm_reg(list: TAsmList; size: tcgsize; reg: tregister;const cgpara : TCGPara;shuffle : pmmshuffle); virtual;
  255. procedure a_parammm_ref(list: TAsmList; size: tcgsize; const ref: treference;const cgpara : TCGPara;shuffle : pmmshuffle); virtual;
  256. procedure a_parammm_loc(list: TAsmList; const loc: tlocation; const cgpara : TCGPara;shuffle : pmmshuffle); virtual;
  257. procedure a_opmm_reg_reg(list: TAsmList; Op: TOpCG; size : tcgsize;src,dst: tregister;shuffle : pmmshuffle); virtual;
  258. procedure a_opmm_ref_reg(list: TAsmList; Op: TOpCG; size : tcgsize;const ref: treference; reg: tregister;shuffle : pmmshuffle); virtual;
  259. procedure a_opmm_loc_reg(list: TAsmList; Op: TOpCG; size : tcgsize;const loc: tlocation; reg: tregister;shuffle : pmmshuffle); virtual;
  260. procedure a_opmm_reg_ref(list: TAsmList; Op: TOpCG; size : tcgsize;reg: tregister;const ref: treference; shuffle : pmmshuffle); virtual;
  261. procedure a_loadmm_intreg_reg(list: TAsmList; fromsize, tosize : tcgsize; intreg, mmreg: tregister; shuffle: pmmshuffle); virtual;
  262. procedure a_loadmm_reg_intreg(list: TAsmList; fromsize, tosize : tcgsize; mmreg, intreg: tregister; shuffle : pmmshuffle); virtual;
  263. { basic arithmetic operations }
  264. { note: for operators which require only one argument (not, neg), use }
  265. { the op_reg_reg, op_reg_ref or op_reg_loc methods and keep in mind }
  266. { that in this case the *second* operand is used as both source and }
  267. { destination (JM) }
  268. procedure a_op_const_reg(list : TAsmList; Op: TOpCG; size: TCGSize; a: Aint; reg: TRegister); virtual; abstract;
  269. procedure a_op_const_ref(list : TAsmList; Op: TOpCG; size: TCGSize; a: Aint; const ref: TReference); virtual;
  270. procedure a_op_const_subsetreg(list : TAsmList; Op : TOpCG; size, subsetsize : TCGSize; a : aint; const sreg: tsubsetregister); virtual;
  271. procedure a_op_const_subsetref(list : TAsmList; Op : TOpCG; size, subsetsize : TCGSize; a : aint; const sref: tsubsetreference); virtual;
  272. procedure a_op_const_loc(list : TAsmList; Op: TOpCG; a: Aint; const loc: tlocation);
  273. procedure a_op_reg_reg(list : TAsmList; Op: TOpCG; size: TCGSize; reg1, reg2: TRegister); virtual; abstract;
  274. procedure a_op_reg_ref(list : TAsmList; Op: TOpCG; size: TCGSize; reg: TRegister; const ref: TReference); virtual;
  275. procedure a_op_ref_reg(list : TAsmList; Op: TOpCG; size: TCGSize; const ref: TReference; reg: TRegister); virtual;
  276. procedure a_op_reg_subsetreg(list : TAsmList; Op : TOpCG; opsize, subsetsize : TCGSize; reg: TRegister; const sreg: tsubsetregister); virtual;
  277. procedure a_op_reg_subsetref(list : TAsmList; Op : TOpCG; opsize, subsetsize : TCGSize; reg: TRegister; const sref: tsubsetreference); virtual;
  278. procedure a_op_reg_loc(list : TAsmList; Op: TOpCG; reg: tregister; const loc: tlocation);
  279. procedure a_op_ref_loc(list : TAsmList; Op: TOpCG; const ref: TReference; const loc: tlocation);
  280. { trinary operations for processors that support them, 'emulated' }
  281. { on others. None with "ref" arguments since I don't think there }
  282. { are any processors that support it (JM) }
  283. procedure a_op_const_reg_reg(list: TAsmList; op: TOpCg; size: tcgsize; a: aint; src, dst: tregister); virtual;
  284. procedure a_op_reg_reg_reg(list: TAsmList; op: TOpCg; size: tcgsize; src1, src2, dst: tregister); virtual;
  285. procedure a_op_const_reg_reg_checkoverflow(list: TAsmList; op: TOpCg; size: tcgsize; a: aint; src, dst: tregister;setflags : boolean;var ovloc : tlocation); virtual;
  286. procedure a_op_reg_reg_reg_checkoverflow(list: TAsmList; op: TOpCg; size: tcgsize; src1, src2, dst: tregister;setflags : boolean;var ovloc : tlocation); virtual;
  287. { comparison operations }
  288. procedure a_cmp_const_reg_label(list : TAsmList;size : tcgsize;cmp_op : topcmp;a : aint;reg : tregister;
  289. l : tasmlabel);virtual; abstract;
  290. procedure a_cmp_const_ref_label(list : TAsmList;size : tcgsize;cmp_op : topcmp;a : aint;const ref : treference;
  291. l : tasmlabel); virtual;
  292. procedure a_cmp_const_loc_label(list: TAsmList; size: tcgsize;cmp_op: topcmp; a: aint; const loc: tlocation;
  293. l : tasmlabel);
  294. procedure a_cmp_reg_reg_label(list : TAsmList;size : tcgsize;cmp_op : topcmp;reg1,reg2 : tregister;l : tasmlabel); virtual; abstract;
  295. procedure a_cmp_ref_reg_label(list : TAsmList;size : tcgsize;cmp_op : topcmp; const ref: treference; reg : tregister; l : tasmlabel); virtual;
  296. procedure a_cmp_reg_ref_label(list : TAsmList;size : tcgsize;cmp_op : topcmp;reg : tregister; const ref: treference; l : tasmlabel); virtual;
  297. procedure a_cmp_subsetreg_reg_label(list : TAsmList; subsetsize, cmpsize : tcgsize; cmp_op : topcmp; const sreg: tsubsetregister; reg : tregister; l : tasmlabel); virtual;
  298. procedure a_cmp_subsetref_reg_label(list : TAsmList; subsetsize, cmpsize : tcgsize; cmp_op : topcmp; const sref: tsubsetreference; reg : tregister; l : tasmlabel); virtual;
  299. procedure a_cmp_loc_reg_label(list : TAsmList;size : tcgsize;cmp_op : topcmp; const loc: tlocation; reg : tregister; l : tasmlabel);
  300. procedure a_cmp_reg_loc_label(list : TAsmList;size : tcgsize;cmp_op : topcmp; reg: tregister; const loc: tlocation; l : tasmlabel);
  301. procedure a_cmp_ref_loc_label(list: TAsmList; size: tcgsize;cmp_op: topcmp; const ref: treference; const loc: tlocation;
  302. l : tasmlabel);
  303. procedure a_jmp_name(list : TAsmList;const s : string); virtual; abstract;
  304. procedure a_jmp_always(list : TAsmList;l: tasmlabel); virtual; abstract;
  305. {$ifdef cpuflags}
  306. procedure a_jmp_flags(list : TAsmList;const f : TResFlags;l: tasmlabel); virtual; abstract;
  307. {# Depending on the value to check in the flags, either sets the register reg to one (if the flag is set)
  308. or zero (if the flag is cleared). The size parameter indicates the destination size register.
  309. }
  310. procedure g_flags2reg(list: TAsmList; size: TCgSize; const f: tresflags; reg: TRegister); virtual; abstract;
  311. procedure g_flags2ref(list: TAsmList; size: TCgSize; const f: tresflags; const ref:TReference); virtual;
  312. {$endif cpuflags}
  313. {
  314. This routine tries to optimize the op_const_reg/ref opcode, and should be
  315. called at the start of a_op_const_reg/ref. It returns the actual opcode
  316. to emit, and the constant value to emit. This function can opcode OP_NONE to
  317. remove the opcode and OP_MOVE to replace it with a simple load
  318. @param(op The opcode to emit, returns the opcode which must be emitted)
  319. @param(a The constant which should be emitted, returns the constant which must
  320. be emitted)
  321. }
  322. procedure optimize_op_const(var op: topcg; var a : aint);virtual;
  323. {#
  324. This routine is used in exception management nodes. It should
  325. save the exception reason currently in the FUNCTION_RETURN_REG. The
  326. save should be done either to a temp (pointed to by href).
  327. or on the stack (pushing the value on the stack).
  328. The size of the value to save is OS_S32. The default version
  329. saves the exception reason to a temp. memory area.
  330. }
  331. procedure g_exception_reason_save(list : TAsmList; const href : treference);virtual;
  332. {#
  333. This routine is used in exception management nodes. It should
  334. save the exception reason constant. The
  335. save should be done either to a temp (pointed to by href).
  336. or on the stack (pushing the value on the stack).
  337. The size of the value to save is OS_S32. The default version
  338. saves the exception reason to a temp. memory area.
  339. }
  340. procedure g_exception_reason_save_const(list : TAsmList; const href : treference; a: aint);virtual;
  341. {#
  342. This routine is used in exception management nodes. It should
  343. load the exception reason to the FUNCTION_RETURN_REG. The saved value
  344. should either be in the temp. area (pointed to by href , href should
  345. *NOT* be freed) or on the stack (the value should be popped).
  346. The size of the value to save is OS_S32. The default version
  347. saves the exception reason to a temp. memory area.
  348. }
  349. procedure g_exception_reason_load(list : TAsmList; const href : treference);virtual;
  350. procedure g_maybe_testself(list : TAsmList;reg:tregister);
  351. procedure g_maybe_testvmt(list : TAsmList;reg:tregister;objdef:tobjectdef);
  352. {# This should emit the opcode to copy len bytes from the source
  353. to destination.
  354. It must be overriden for each new target processor.
  355. @param(source Source reference of copy)
  356. @param(dest Destination reference of copy)
  357. }
  358. procedure g_concatcopy(list : TAsmList;const source,dest : treference;len : aint);virtual; abstract;
  359. {# This should emit the opcode to copy len bytes from the an unaligned source
  360. to destination.
  361. It must be overriden for each new target processor.
  362. @param(source Source reference of copy)
  363. @param(dest Destination reference of copy)
  364. }
  365. procedure g_concatcopy_unaligned(list : TAsmList;const source,dest : treference;len : aint);virtual;
  366. {# This should emit the opcode to a shortrstring from the source
  367. to destination.
  368. @param(source Source reference of copy)
  369. @param(dest Destination reference of copy)
  370. }
  371. procedure g_copyshortstring(list : TAsmList;const source,dest : treference;len:byte);
  372. procedure g_copyvariant(list : TAsmList;const source,dest : treference);
  373. procedure g_incrrefcount(list : TAsmList;t: tdef; const ref: treference);
  374. procedure g_decrrefcount(list : TAsmList;t: tdef; const ref: treference);
  375. procedure g_initialize(list : TAsmList;t : tdef;const ref : treference);
  376. procedure g_finalize(list : TAsmList;t : tdef;const ref : treference);
  377. {# Generates range checking code. It is to note
  378. that this routine does not need to be overriden,
  379. as it takes care of everything.
  380. @param(p Node which contains the value to check)
  381. @param(todef Type definition of node to range check)
  382. }
  383. procedure g_rangecheck(list: TAsmList; const l:tlocation; fromdef,todef: tdef); virtual;
  384. {# Generates overflow checking code for a node }
  385. procedure g_overflowcheck(list: TAsmList; const Loc:tlocation; def:tdef); virtual;abstract;
  386. procedure g_overflowCheck_loc(List:TAsmList;const Loc:TLocation;def:TDef;ovloc : tlocation);virtual;
  387. procedure g_copyvaluepara_openarray(list : TAsmList;const ref:treference;const lenloc:tlocation;elesize:aint;destreg:tregister);virtual;
  388. procedure g_releasevaluepara_openarray(list : TAsmList;const l:tlocation);virtual;
  389. {# Emits instructions when compilation is done in profile
  390. mode (this is set as a command line option). The default
  391. behavior does nothing, should be overriden as required.
  392. }
  393. procedure g_profilecode(list : TAsmList);virtual;
  394. {# Emits instruction for allocating @var(size) bytes at the stackpointer
  395. @param(size Number of bytes to allocate)
  396. }
  397. procedure g_stackpointer_alloc(list : TAsmList;size : longint);virtual; abstract;
  398. {# Emits instruction for allocating the locals in entry
  399. code of a routine. This is one of the first
  400. routine called in @var(genentrycode).
  401. @param(localsize Number of bytes to allocate as locals)
  402. }
  403. procedure g_proc_entry(list : TAsmList;localsize : longint;nostackframe:boolean);virtual; abstract;
  404. {# Emits instructions for returning from a subroutine.
  405. Should also restore the framepointer and stack.
  406. @param(parasize Number of bytes of parameters to deallocate from stack)
  407. }
  408. procedure g_proc_exit(list : TAsmList;parasize:longint;nostackframe:boolean);virtual;abstract;
  409. {# This routine is called when generating the code for the entry point
  410. of a routine. It should save all registers which are not used in this
  411. routine, and which should be declared as saved in the std_saved_registers
  412. set.
  413. This routine is mainly used when linking to code which is generated
  414. by ABI-compliant compilers (like GCC), to make sure that the reserved
  415. registers of that ABI are not clobbered.
  416. @param(usedinproc Registers which are used in the code of this routine)
  417. }
  418. procedure g_save_registers(list:TAsmList);virtual;
  419. {# This routine is called when generating the code for the exit point
  420. of a routine. It should restore all registers which were previously
  421. saved in @var(g_save_standard_registers).
  422. @param(usedinproc Registers which are used in the code of this routine)
  423. }
  424. procedure g_restore_registers(list:TAsmList);virtual;
  425. procedure g_intf_wrapper(list: TAsmList; procdef: tprocdef; const labelname: string; ioffset: longint);virtual;abstract;
  426. procedure g_adjust_self_value(list:TAsmList;procdef: tprocdef;ioffset: aint);virtual;
  427. function g_indirect_sym_load(list:TAsmList;const symname: string; weak: boolean): tregister;virtual;
  428. { generate a stub which only purpose is to pass control the given external method,
  429. setting up any additional environment before doing so (if required).
  430. The default implementation issues a jump instruction to the external name. }
  431. procedure g_external_wrapper(list : TAsmList; procdef: tprocdef; const externalname: string); virtual;
  432. { initialize the pic/got register }
  433. procedure g_maybe_got_init(list: TAsmList); virtual;
  434. protected
  435. procedure get_subsetref_load_info(const sref: tsubsetreference; out loadsize: tcgsize; out extra_load: boolean);
  436. procedure a_load_subsetref_regs_noindex(list: TAsmList; subsetsize: tcgsize; loadbitsize: byte; const sref: tsubsetreference; valuereg, extra_value_reg: tregister); virtual;
  437. procedure a_load_subsetref_regs_index(list: TAsmList; subsetsize: tcgsize; loadbitsize: byte; const sref: tsubsetreference; valuereg: tregister); virtual;
  438. procedure a_load_regconst_subsetref_intern(list : TAsmList; fromsize, subsetsize: tcgsize; fromreg: tregister; const sref: tsubsetreference; slopt: tsubsetloadopt); virtual;
  439. procedure a_load_regconst_subsetreg_intern(list : TAsmList; fromsize, subsetsize: tcgsize; fromreg: tregister; const sreg: tsubsetregister; slopt: tsubsetloadopt); virtual;
  440. function get_bit_const_ref_sref(bitnumber: aint; const ref: treference): tsubsetreference;
  441. function get_bit_const_reg_sreg(setregsize: tcgsize; bitnumber: aint; setreg: tregister): tsubsetregister;
  442. function get_bit_reg_ref_sref(list: TAsmList; bitnumbersize: tcgsize; bitnumber: tregister; const ref: treference): tsubsetreference;
  443. end;
  444. {$ifndef cpu64bitalu}
  445. {# @abstract(Abstract code generator for 64 Bit operations)
  446. This class implements an abstract code generator class
  447. for 64 Bit operations.
  448. }
  449. tcg64 = class
  450. procedure a_load64_const_ref(list : TAsmList;value : int64;const ref : treference);virtual;abstract;
  451. procedure a_load64_reg_ref(list : TAsmList;reg : tregister64;const ref : treference);virtual;abstract;
  452. procedure a_load64_ref_reg(list : TAsmList;const ref : treference;reg : tregister64);virtual;abstract;
  453. procedure a_load64_reg_reg(list : TAsmList;regsrc,regdst : tregister64);virtual;abstract;
  454. procedure a_load64_const_reg(list : TAsmList;value : int64;reg : tregister64);virtual;abstract;
  455. procedure a_load64_loc_reg(list : TAsmList;const l : tlocation;reg : tregister64);virtual;abstract;
  456. procedure a_load64_loc_ref(list : TAsmList;const l : tlocation;const ref : treference);virtual;abstract;
  457. procedure a_load64_const_loc(list : TAsmList;value : int64;const l : tlocation);virtual;abstract;
  458. procedure a_load64_reg_loc(list : TAsmList;reg : tregister64;const l : tlocation);virtual;abstract;
  459. procedure a_load64_subsetref_reg(list : TAsmList; const sref: tsubsetreference; destreg: tregister64);virtual;abstract;
  460. procedure a_load64_reg_subsetref(list : TAsmList; fromreg: tregister64; const sref: tsubsetreference);virtual;abstract;
  461. procedure a_load64_const_subsetref(list: TAsmlist; a: int64; const sref: tsubsetreference);virtual;abstract;
  462. procedure a_load64_ref_subsetref(list : TAsmList; const fromref: treference; const sref: tsubsetreference);virtual;abstract;
  463. procedure a_load64_subsetref_subsetref(list: TAsmlist; const fromsref, tosref: tsubsetreference); virtual;abstract;
  464. procedure a_load64_subsetref_ref(list : TAsmList; const sref: tsubsetreference; const destref: treference); virtual;abstract;
  465. procedure a_load64_loc_subsetref(list : TAsmList; const l: tlocation; const sref : tsubsetreference);
  466. procedure a_load64_subsetref_loc(list: TAsmlist; const sref: tsubsetreference; const l: tlocation);
  467. procedure a_load64high_reg_ref(list : TAsmList;reg : tregister;const ref : treference);virtual;abstract;
  468. procedure a_load64low_reg_ref(list : TAsmList;reg : tregister;const ref : treference);virtual;abstract;
  469. procedure a_load64high_ref_reg(list : TAsmList;const ref : treference;reg : tregister);virtual;abstract;
  470. procedure a_load64low_ref_reg(list : TAsmList;const ref : treference;reg : tregister);virtual;abstract;
  471. procedure a_load64high_loc_reg(list : TAsmList;const l : tlocation;reg : tregister);virtual;abstract;
  472. procedure a_load64low_loc_reg(list : TAsmList;const l : tlocation;reg : tregister);virtual;abstract;
  473. procedure a_op64_ref_reg(list : TAsmList;op:TOpCG;size : tcgsize;const ref : treference;reg : tregister64);virtual;abstract;
  474. procedure a_op64_reg_reg(list : TAsmList;op:TOpCG;size : tcgsize;regsrc,regdst : tregister64);virtual;abstract;
  475. procedure a_op64_reg_ref(list : TAsmList;op:TOpCG;size : tcgsize;regsrc : tregister64;const ref : treference);virtual;abstract;
  476. procedure a_op64_const_reg(list : TAsmList;op:TOpCG;size : tcgsize;value : int64;regdst : tregister64);virtual;abstract;
  477. procedure a_op64_const_ref(list : TAsmList;op:TOpCG;size : tcgsize;value : int64;const ref : treference);virtual;abstract;
  478. procedure a_op64_const_loc(list : TAsmList;op:TOpCG;size : tcgsize;value : int64;const l: tlocation);virtual;abstract;
  479. procedure a_op64_reg_loc(list : TAsmList;op:TOpCG;size : tcgsize;reg : tregister64;const l : tlocation);virtual;abstract;
  480. procedure a_op64_loc_reg(list : TAsmList;op:TOpCG;size : tcgsize;const l : tlocation;reg64 : tregister64);virtual;abstract;
  481. procedure a_op64_const_reg_reg(list: TAsmList;op:TOpCG;size : tcgsize;value : int64;regsrc,regdst : tregister64);virtual;
  482. procedure a_op64_reg_reg_reg(list: TAsmList;op:TOpCG;size : tcgsize;regsrc1,regsrc2,regdst : tregister64);virtual;
  483. procedure a_op64_const_reg_reg_checkoverflow(list: TAsmList;op:TOpCG;size : tcgsize;value : int64;regsrc,regdst : tregister64;setflags : boolean;var ovloc : tlocation);virtual;
  484. procedure a_op64_reg_reg_reg_checkoverflow(list: TAsmList;op:TOpCG;size : tcgsize;regsrc1,regsrc2,regdst : tregister64;setflags : boolean;var ovloc : tlocation);virtual;
  485. procedure a_op64_const_subsetref(list : TAsmList; Op : TOpCG; size : TCGSize; a : int64; const sref: tsubsetreference);
  486. procedure a_op64_reg_subsetref(list : TAsmList; Op : TOpCG; size : TCGSize; reg: tregister64; const sref: tsubsetreference);
  487. procedure a_op64_ref_subsetref(list : TAsmList; Op : TOpCG; size : TCGSize; const ref: treference; const sref: tsubsetreference);
  488. procedure a_op64_subsetref_subsetref(list : TAsmList; Op : TOpCG; size : TCGSize; const ssref,dsref: tsubsetreference);
  489. procedure a_param64_reg(list : TAsmList;reg64 : tregister64;const loc : TCGPara);virtual;abstract;
  490. procedure a_param64_const(list : TAsmList;value : int64;const loc : TCGPara);virtual;abstract;
  491. procedure a_param64_ref(list : TAsmList;const r : treference;const loc : TCGPara);virtual;abstract;
  492. procedure a_param64_loc(list : TAsmList;const l : tlocation;const loc : TCGPara);virtual;abstract;
  493. procedure a_loadmm_intreg64_reg(list: TAsmList; mmsize: tcgsize; intreg: tregister64; mmreg: tregister); virtual;abstract;
  494. procedure a_loadmm_reg_intreg64(list: TAsmList; mmsize: tcgsize; mmreg: tregister; intreg: tregister64); virtual;abstract;
  495. {
  496. This routine tries to optimize the const_reg opcode, and should be
  497. called at the start of a_op64_const_reg. It returns the actual opcode
  498. to emit, and the constant value to emit. If this routine returns
  499. TRUE, @var(no) instruction should be emitted (.eg : imul reg by 1 )
  500. @param(op The opcode to emit, returns the opcode which must be emitted)
  501. @param(a The constant which should be emitted, returns the constant which must
  502. be emitted)
  503. @param(reg The register to emit the opcode with, returns the register with
  504. which the opcode will be emitted)
  505. }
  506. function optimize64_op_const_reg(list: TAsmList; var op: topcg; var a : int64; var reg: tregister64): boolean;virtual;abstract;
  507. { override to catch 64bit rangechecks }
  508. procedure g_rangecheck64(list: TAsmList; const l:tlocation; fromdef,todef: tdef);virtual;abstract;
  509. end;
  510. {$endif cpu64bitalu}
  511. var
  512. {# Main code generator class }
  513. cg : tcg;
  514. {$ifndef cpu64bitalu}
  515. {# Code generator class for all operations working with 64-Bit operands }
  516. cg64 : tcg64;
  517. {$endif cpu64bitalu}
  518. procedure destroy_codegen;
  519. implementation
  520. uses
  521. globals,options,systems,
  522. verbose,defutil,paramgr,symsym,
  523. tgobj,cutils,procinfo,
  524. ncgrtti;
  525. {*****************************************************************************
  526. basic functionallity
  527. ******************************************************************************}
  528. constructor tcg.create;
  529. begin
  530. end;
  531. {*****************************************************************************
  532. register allocation
  533. ******************************************************************************}
  534. procedure tcg.init_register_allocators;
  535. begin
  536. fillchar(rg,sizeof(rg),0);
  537. add_reg_instruction_hook:=@add_reg_instruction;
  538. executionweight:=1;
  539. end;
  540. procedure tcg.done_register_allocators;
  541. begin
  542. { Safety }
  543. fillchar(rg,sizeof(rg),0);
  544. add_reg_instruction_hook:=nil;
  545. end;
  546. {$ifdef flowgraph}
  547. procedure Tcg.init_flowgraph;
  548. begin
  549. aktflownode:=0;
  550. end;
  551. procedure Tcg.done_flowgraph;
  552. begin
  553. end;
  554. {$endif}
  555. function tcg.getintregister(list:TAsmList;size:Tcgsize):Tregister;
  556. begin
  557. if not assigned(rg[R_INTREGISTER]) then
  558. internalerror(200312122);
  559. result:=rg[R_INTREGISTER].getregister(list,cgsize2subreg(R_INTREGISTER,size));
  560. end;
  561. function tcg.getfpuregister(list:TAsmList;size:Tcgsize):Tregister;
  562. begin
  563. if not assigned(rg[R_FPUREGISTER]) then
  564. internalerror(200312123);
  565. result:=rg[R_FPUREGISTER].getregister(list,cgsize2subreg(R_FPUREGISTER,size));
  566. end;
  567. function tcg.getmmregister(list:TAsmList;size:Tcgsize):Tregister;
  568. begin
  569. if not assigned(rg[R_MMREGISTER]) then
  570. internalerror(2003121214);
  571. result:=rg[R_MMREGISTER].getregister(list,cgsize2subreg(R_MMREGISTER,size));
  572. end;
  573. function tcg.getaddressregister(list:TAsmList):Tregister;
  574. begin
  575. if assigned(rg[R_ADDRESSREGISTER]) then
  576. result:=rg[R_ADDRESSREGISTER].getregister(list,R_SUBWHOLE)
  577. else
  578. begin
  579. if not assigned(rg[R_INTREGISTER]) then
  580. internalerror(200312121);
  581. result:=rg[R_INTREGISTER].getregister(list,R_SUBWHOLE);
  582. end;
  583. end;
  584. function Tcg.makeregsize(list:TAsmList;reg:Tregister;size:Tcgsize):Tregister;
  585. var
  586. subreg:Tsubregister;
  587. begin
  588. subreg:=cgsize2subreg(getregtype(reg),size);
  589. result:=reg;
  590. setsubreg(result,subreg);
  591. { notify RA }
  592. if result<>reg then
  593. list.concat(tai_regalloc.resize(result));
  594. end;
  595. procedure tcg.getcpuregister(list:TAsmList;r:Tregister);
  596. begin
  597. if not assigned(rg[getregtype(r)]) then
  598. internalerror(200312125);
  599. rg[getregtype(r)].getcpuregister(list,r);
  600. end;
  601. procedure tcg.ungetcpuregister(list:TAsmList;r:Tregister);
  602. begin
  603. if not assigned(rg[getregtype(r)]) then
  604. internalerror(200312126);
  605. rg[getregtype(r)].ungetcpuregister(list,r);
  606. end;
  607. procedure tcg.alloccpuregisters(list:TAsmList;rt:Tregistertype;const r:Tcpuregisterset);
  608. begin
  609. if assigned(rg[rt]) then
  610. rg[rt].alloccpuregisters(list,r)
  611. else
  612. internalerror(200310092);
  613. end;
  614. procedure tcg.allocallcpuregisters(list:TAsmList);
  615. begin
  616. alloccpuregisters(list,R_INTREGISTER,paramanager.get_volatile_registers_int(pocall_default));
  617. {$ifndef i386}
  618. alloccpuregisters(list,R_FPUREGISTER,paramanager.get_volatile_registers_fpu(pocall_default));
  619. {$ifdef cpumm}
  620. alloccpuregisters(list,R_MMREGISTER,paramanager.get_volatile_registers_mm(pocall_default));
  621. {$endif cpumm}
  622. {$endif i386}
  623. end;
  624. procedure tcg.dealloccpuregisters(list:TAsmList;rt:Tregistertype;const r:Tcpuregisterset);
  625. begin
  626. if assigned(rg[rt]) then
  627. rg[rt].dealloccpuregisters(list,r)
  628. else
  629. internalerror(200310093);
  630. end;
  631. procedure tcg.deallocallcpuregisters(list:TAsmList);
  632. begin
  633. dealloccpuregisters(list,R_INTREGISTER,paramanager.get_volatile_registers_int(pocall_default));
  634. {$ifndef i386}
  635. dealloccpuregisters(list,R_FPUREGISTER,paramanager.get_volatile_registers_fpu(pocall_default));
  636. {$ifdef cpumm}
  637. dealloccpuregisters(list,R_MMREGISTER,paramanager.get_volatile_registers_mm(pocall_default));
  638. {$endif cpumm}
  639. {$endif i386}
  640. end;
  641. function tcg.uses_registers(rt:Tregistertype):boolean;
  642. begin
  643. if assigned(rg[rt]) then
  644. result:=rg[rt].uses_registers
  645. else
  646. result:=false;
  647. end;
  648. procedure tcg.add_reg_instruction(instr:Tai;r:tregister);
  649. var
  650. rt : tregistertype;
  651. begin
  652. rt:=getregtype(r);
  653. { Only add it when a register allocator is configured.
  654. No IE can be generated, because the VMT is written
  655. without a valid rg[] }
  656. if assigned(rg[rt]) then
  657. rg[rt].add_reg_instruction(instr,r,cg.executionweight);
  658. end;
  659. procedure tcg.add_move_instruction(instr:Taicpu);
  660. var
  661. rt : tregistertype;
  662. begin
  663. rt:=getregtype(instr.oper[O_MOV_SOURCE]^.reg);
  664. if assigned(rg[rt]) then
  665. rg[rt].add_move_instruction(instr)
  666. else
  667. internalerror(200310095);
  668. end;
  669. procedure tcg.set_regalloc_live_range_direction(dir: TRADirection);
  670. var
  671. rt : tregistertype;
  672. begin
  673. for rt:=low(rg) to high(rg) do
  674. begin
  675. if assigned(rg[rt]) then
  676. rg[rt].live_range_direction:=dir;
  677. end;
  678. end;
  679. procedure tcg.do_register_allocation(list:TAsmList;headertai:tai);
  680. var
  681. rt : tregistertype;
  682. begin
  683. for rt:=R_FPUREGISTER to R_SPECIALREGISTER do
  684. begin
  685. if assigned(rg[rt]) then
  686. rg[rt].do_register_allocation(list,headertai);
  687. end;
  688. { running the other register allocator passes could require addition int/addr. registers
  689. when spilling so run int/addr register allocation at the end }
  690. if assigned(rg[R_INTREGISTER]) then
  691. rg[R_INTREGISTER].do_register_allocation(list,headertai);
  692. if assigned(rg[R_ADDRESSREGISTER]) then
  693. rg[R_ADDRESSREGISTER].do_register_allocation(list,headertai);
  694. end;
  695. procedure tcg.translate_register(var reg : tregister);
  696. begin
  697. rg[getregtype(reg)].translate_register(reg);
  698. end;
  699. procedure tcg.a_reg_alloc(list : TAsmList;r : tregister);
  700. begin
  701. list.concat(tai_regalloc.alloc(r,nil));
  702. end;
  703. procedure tcg.a_reg_dealloc(list : TAsmList;r : tregister);
  704. begin
  705. list.concat(tai_regalloc.dealloc(r,nil));
  706. end;
  707. procedure tcg.a_reg_sync(list : TAsmList;r : tregister);
  708. var
  709. instr : tai;
  710. begin
  711. instr:=tai_regalloc.sync(r);
  712. list.concat(instr);
  713. add_reg_instruction(instr,r);
  714. end;
  715. procedure tcg.a_label(list : TAsmList;l : tasmlabel);
  716. begin
  717. list.concat(tai_label.create(l));
  718. end;
  719. {*****************************************************************************
  720. for better code generation these methods should be overridden
  721. ******************************************************************************}
  722. procedure tcg.a_param_reg(list : TAsmList;size : tcgsize;r : tregister;const cgpara : TCGPara);
  723. var
  724. ref : treference;
  725. begin
  726. cgpara.check_simple_location;
  727. case cgpara.location^.loc of
  728. LOC_REGISTER,LOC_CREGISTER:
  729. a_load_reg_reg(list,size,cgpara.location^.size,r,cgpara.location^.register);
  730. LOC_REFERENCE,LOC_CREFERENCE:
  731. begin
  732. reference_reset_base(ref,cgpara.location^.reference.index,cgpara.location^.reference.offset,cgpara.alignment);
  733. a_load_reg_ref(list,size,cgpara.location^.size,r,ref);
  734. end
  735. else
  736. internalerror(2002071004);
  737. end;
  738. end;
  739. procedure tcg.a_param_const(list : TAsmList;size : tcgsize;a : aint;const cgpara : TCGPara);
  740. var
  741. ref : treference;
  742. begin
  743. cgpara.check_simple_location;
  744. case cgpara.location^.loc of
  745. LOC_REGISTER,LOC_CREGISTER:
  746. a_load_const_reg(list,cgpara.location^.size,a,cgpara.location^.register);
  747. LOC_REFERENCE,LOC_CREFERENCE:
  748. begin
  749. reference_reset_base(ref,cgpara.location^.reference.index,cgpara.location^.reference.offset,cgpara.alignment);
  750. a_load_const_ref(list,cgpara.location^.size,a,ref);
  751. end
  752. else
  753. internalerror(2002071004);
  754. end;
  755. end;
  756. procedure tcg.a_param_ref(list : TAsmList;size : tcgsize;const r : treference;const cgpara : TCGPara);
  757. var
  758. ref : treference;
  759. begin
  760. cgpara.check_simple_location;
  761. case cgpara.location^.loc of
  762. LOC_REGISTER,LOC_CREGISTER:
  763. a_load_ref_reg(list,size,cgpara.location^.size,r,cgpara.location^.register);
  764. LOC_REFERENCE,LOC_CREFERENCE:
  765. begin
  766. reference_reset_base(ref,cgpara.location^.reference.index,cgpara.location^.reference.offset,cgpara.alignment);
  767. if (size <> OS_NO) and
  768. (tcgsize2size[size] < sizeof(aint)) then
  769. begin
  770. if (cgpara.size = OS_NO) or
  771. assigned(cgpara.location^.next) then
  772. internalerror(2006052401);
  773. a_load_ref_ref(list,size,cgpara.size,r,ref);
  774. end
  775. else
  776. { use concatcopy, because the parameter can be larger than }
  777. { what the OS_* constants can handle }
  778. g_concatcopy(list,r,ref,cgpara.intsize);
  779. end
  780. else
  781. internalerror(2002071004);
  782. end;
  783. end;
  784. procedure tcg.a_param_loc(list : TAsmList;const l:tlocation;const cgpara : TCGPara);
  785. begin
  786. case l.loc of
  787. LOC_REGISTER,
  788. LOC_CREGISTER :
  789. a_param_reg(list,l.size,l.register,cgpara);
  790. LOC_CONSTANT :
  791. a_param_const(list,l.size,l.value,cgpara);
  792. LOC_CREFERENCE,
  793. LOC_REFERENCE :
  794. a_param_ref(list,l.size,l.reference,cgpara);
  795. else
  796. internalerror(2002032211);
  797. end;
  798. end;
  799. procedure tcg.a_paramaddr_ref(list : TAsmList;const r : treference;const cgpara : TCGPara);
  800. var
  801. hr : tregister;
  802. begin
  803. cgpara.check_simple_location;
  804. if cgpara.location^.loc in [LOC_CREGISTER,LOC_REGISTER] then
  805. a_loadaddr_ref_reg(list,r,cgpara.location^.register)
  806. else
  807. begin
  808. hr:=getaddressregister(list);
  809. a_loadaddr_ref_reg(list,r,hr);
  810. a_param_reg(list,OS_ADDR,hr,cgpara);
  811. end;
  812. end;
  813. procedure tcg.a_load_cgparaloc_ref(list : TAsmList;const paraloc : TCGParaLocation;const ref : treference;sizeleft : aint;align : longint);
  814. var
  815. href : treference;
  816. begin
  817. case paraloc.loc of
  818. LOC_REGISTER :
  819. begin
  820. {$IFDEF POWERPC64}
  821. if (paraloc.shiftval <> 0) then
  822. a_op_const_reg_reg(list, OP_SHL, OS_INT, paraloc.shiftval, paraloc.register, paraloc.register);
  823. {$ENDIF POWERPC64}
  824. a_load_reg_ref(list,paraloc.size,paraloc.size,paraloc.register,ref);
  825. end;
  826. LOC_MMREGISTER :
  827. cg.a_loadmm_reg_ref(list,paraloc.size,paraloc.size,paraloc.register,ref,mms_movescalar);
  828. LOC_FPUREGISTER :
  829. cg.a_loadfpu_reg_ref(list,paraloc.size,paraloc.size,paraloc.register,ref);
  830. LOC_REFERENCE :
  831. begin
  832. reference_reset_base(href,paraloc.reference.index,paraloc.reference.offset,align);
  833. { use concatcopy, because it can also be a float which fails when
  834. load_ref_ref is used. Don't copy data when the references are equal }
  835. if not((href.base=ref.base) and (href.offset=ref.offset)) then
  836. cg.g_concatcopy(list,href,ref,sizeleft);
  837. end;
  838. else
  839. internalerror(2002081302);
  840. end;
  841. end;
  842. procedure tcg.a_load_cgparaloc_anyreg(list: TAsmList;regsize: tcgsize;const paraloc: TCGParaLocation;reg: tregister;align: longint);
  843. var
  844. href : treference;
  845. begin
  846. case paraloc.loc of
  847. LOC_REGISTER :
  848. begin
  849. case getregtype(reg) of
  850. R_INTREGISTER:
  851. a_load_reg_reg(list,paraloc.size,regsize,paraloc.register,reg);
  852. R_MMREGISTER:
  853. a_loadmm_intreg_reg(list,paraloc.size,regsize,paraloc.register,reg,mms_movescalar);
  854. else
  855. internalerror(2009112422);
  856. end;
  857. end;
  858. LOC_MMREGISTER :
  859. a_loadmm_reg_reg(list,paraloc.size,regsize,paraloc.register,reg,mms_movescalar);
  860. LOC_FPUREGISTER :
  861. a_loadfpu_reg_reg(list,paraloc.size,regsize,paraloc.register,reg);
  862. LOC_REFERENCE :
  863. begin
  864. reference_reset_base(href,paraloc.reference.index,paraloc.reference.offset,align);
  865. case getregtype(reg) of
  866. R_INTREGISTER :
  867. a_load_ref_reg(list,paraloc.size,regsize,href,reg);
  868. R_FPUREGISTER :
  869. a_loadfpu_ref_reg(list,paraloc.size,regsize,href,reg);
  870. R_MMREGISTER :
  871. { not paraloc.size, because it may be OS_64 instead of
  872. OS_F64 in case the parameter is passed using integer
  873. conventions (e.g., on ARM) }
  874. a_loadmm_ref_reg(list,regsize,regsize,href,reg,mms_movescalar);
  875. else
  876. internalerror(2004101012);
  877. end;
  878. end;
  879. else
  880. internalerror(2002081302);
  881. end;
  882. end;
  883. {****************************************************************************
  884. some generic implementations
  885. ****************************************************************************}
  886. {$ifopt r+}
  887. {$define rangeon}
  888. {$r-}
  889. {$endif}
  890. {$ifopt q+}
  891. {$define overflowon}
  892. {$q-}
  893. {$endif}
  894. procedure tcg.a_load_subsetreg_reg(list : TAsmList; subsetsize, tosize: tcgsize; const sreg: tsubsetregister; destreg: tregister);
  895. var
  896. bitmask: aword;
  897. tmpreg: tregister;
  898. stopbit: byte;
  899. begin
  900. tmpreg:=getintregister(list,sreg.subsetregsize);
  901. if (subsetsize in [OS_S8..OS_S128]) then
  902. begin
  903. { sign extend in case the value has a bitsize mod 8 <> 0 }
  904. { both instructions will be optimized away if not }
  905. a_op_const_reg_reg(list,OP_SHL,sreg.subsetregsize,(tcgsize2size[sreg.subsetregsize]*8)-sreg.startbit-sreg.bitlen,sreg.subsetreg,tmpreg);
  906. a_op_const_reg(list,OP_SAR,sreg.subsetregsize,(tcgsize2size[sreg.subsetregsize]*8)-sreg.bitlen,tmpreg);
  907. end
  908. else
  909. begin
  910. a_op_const_reg_reg(list,OP_SHR,sreg.subsetregsize,sreg.startbit,sreg.subsetreg,tmpreg);
  911. stopbit := sreg.startbit + sreg.bitlen;
  912. // on x86(64), 1 shl 32(64) = 1 instead of 0
  913. // use aword to prevent overflow with 1 shl 31
  914. if (stopbit - sreg.startbit <> AIntBits) then
  915. bitmask := (aword(1) shl (stopbit - sreg.startbit)) - 1
  916. else
  917. bitmask := high(aword);
  918. a_op_const_reg(list,OP_AND,sreg.subsetregsize,aint(bitmask),tmpreg);
  919. end;
  920. tmpreg := makeregsize(list,tmpreg,subsetsize);
  921. a_load_reg_reg(list,tcgsize2unsigned[subsetsize],subsetsize,tmpreg,tmpreg);
  922. a_load_reg_reg(list,subsetsize,tosize,tmpreg,destreg);
  923. end;
  924. procedure tcg.a_load_reg_subsetreg(list : TAsmList; fromsize, subsetsize: tcgsize; fromreg: tregister; const sreg: tsubsetregister);
  925. begin
  926. a_load_regconst_subsetreg_intern(list,fromsize,subsetsize,fromreg,sreg,SL_REG);
  927. end;
  928. procedure tcg.a_load_regconst_subsetreg_intern(list : TAsmList; fromsize, subsetsize: tcgsize; fromreg: tregister; const sreg: tsubsetregister; slopt: tsubsetloadopt);
  929. var
  930. bitmask: aword;
  931. tmpreg: tregister;
  932. stopbit: byte;
  933. begin
  934. stopbit := sreg.startbit + sreg.bitlen;
  935. // on x86(64), 1 shl 32(64) = 1 instead of 0
  936. if (stopbit <> AIntBits) then
  937. bitmask := not(((aword(1) shl stopbit)-1) xor ((aword(1) shl sreg.startbit)-1))
  938. else
  939. bitmask := not(high(aword) xor ((aword(1) shl sreg.startbit)-1));
  940. if not(slopt in [SL_SETZERO,SL_SETMAX]) then
  941. begin
  942. tmpreg:=getintregister(list,sreg.subsetregsize);
  943. a_load_reg_reg(list,fromsize,sreg.subsetregsize,fromreg,tmpreg);
  944. a_op_const_reg(list,OP_SHL,sreg.subsetregsize,sreg.startbit,tmpreg);
  945. if (slopt <> SL_REGNOSRCMASK) then
  946. a_op_const_reg(list,OP_AND,sreg.subsetregsize,aint(not(bitmask)),tmpreg);
  947. end;
  948. if (slopt <> SL_SETMAX) then
  949. a_op_const_reg(list,OP_AND,sreg.subsetregsize,aint(bitmask),sreg.subsetreg);
  950. case slopt of
  951. SL_SETZERO : ;
  952. SL_SETMAX :
  953. if (sreg.bitlen <> AIntBits) then
  954. a_op_const_reg(list,OP_OR,sreg.subsetregsize,
  955. aint(((aword(1) shl sreg.bitlen)-1) shl sreg.startbit),
  956. sreg.subsetreg)
  957. else
  958. a_load_const_reg(list,sreg.subsetregsize,-1,sreg.subsetreg);
  959. else
  960. a_op_reg_reg(list,OP_OR,sreg.subsetregsize,tmpreg,sreg.subsetreg);
  961. end;
  962. end;
  963. procedure tcg.a_load_subsetreg_subsetreg(list: TAsmlist; fromsubsetsize, tosubsetsize : tcgsize; const fromsreg, tosreg: tsubsetregister);
  964. var
  965. tmpreg: tregister;
  966. bitmask: aword;
  967. stopbit: byte;
  968. begin
  969. if (fromsreg.bitlen >= tosreg.bitlen) then
  970. begin
  971. tmpreg := getintregister(list,tosreg.subsetregsize);
  972. a_load_reg_reg(list,fromsreg.subsetregsize,tosreg.subsetregsize,fromsreg.subsetreg,tmpreg);
  973. if (fromsreg.startbit <= tosreg.startbit) then
  974. a_op_const_reg(list,OP_SHL,tosreg.subsetregsize,tosreg.startbit-fromsreg.startbit,tmpreg)
  975. else
  976. a_op_const_reg(list,OP_SHR,tosreg.subsetregsize,fromsreg.startbit-tosreg.startbit,tmpreg);
  977. stopbit := tosreg.startbit + tosreg.bitlen;
  978. // on x86(64), 1 shl 32(64) = 1 instead of 0
  979. if (stopbit <> AIntBits) then
  980. bitmask := not(((aword(1) shl stopbit)-1) xor ((aword(1) shl tosreg.startbit)-1))
  981. else
  982. bitmask := (aword(1) shl tosreg.startbit) - 1;
  983. a_op_const_reg(list,OP_AND,tosreg.subsetregsize,aint(bitmask),tosreg.subsetreg);
  984. a_op_const_reg(list,OP_AND,tosreg.subsetregsize,aint(not(bitmask)),tmpreg);
  985. a_op_reg_reg(list,OP_OR,tosreg.subsetregsize,tmpreg,tosreg.subsetreg);
  986. end
  987. else
  988. begin
  989. tmpreg := getintregister(list,tosubsetsize);
  990. a_load_subsetreg_reg(list,fromsubsetsize,tosubsetsize,fromsreg,tmpreg);
  991. a_load_reg_subsetreg(list,tosubsetsize,tosubsetsize,tmpreg,tosreg);
  992. end;
  993. end;
  994. procedure tcg.a_load_subsetreg_ref(list : TAsmList; subsetsize, tosize: tcgsize; const sreg: tsubsetregister; const destref: treference);
  995. var
  996. tmpreg: tregister;
  997. begin
  998. tmpreg := getintregister(list,tosize);
  999. a_load_subsetreg_reg(list,subsetsize,tosize,sreg,tmpreg);
  1000. a_load_reg_ref(list,tosize,tosize,tmpreg,destref);
  1001. end;
  1002. procedure tcg.a_load_ref_subsetreg(list : TAsmList; fromsize, subsetsize: tcgsize; const fromref: treference; const sreg: tsubsetregister);
  1003. var
  1004. tmpreg: tregister;
  1005. begin
  1006. tmpreg := getintregister(list,subsetsize);
  1007. a_load_ref_reg(list,fromsize,subsetsize,fromref,tmpreg);
  1008. a_load_reg_subsetreg(list,subsetsize,subsetsize,tmpreg,sreg);
  1009. end;
  1010. procedure tcg.a_load_const_subsetreg(list: TAsmlist; subsetsize: tcgsize; a: aint; const sreg: tsubsetregister);
  1011. var
  1012. bitmask: aword;
  1013. stopbit: byte;
  1014. begin
  1015. stopbit := sreg.startbit + sreg.bitlen;
  1016. // on x86(64), 1 shl 32(64) = 1 instead of 0
  1017. if (stopbit <> AIntBits) then
  1018. bitmask := not(((aword(1) shl stopbit)-1) xor ((aword(1) shl sreg.startbit)-1))
  1019. else
  1020. bitmask := (aword(1) shl sreg.startbit) - 1;
  1021. if (((aword(a) shl sreg.startbit) and not bitmask) <> not bitmask) then
  1022. a_op_const_reg(list,OP_AND,sreg.subsetregsize,aint(bitmask),sreg.subsetreg);
  1023. a_op_const_reg(list,OP_OR,sreg.subsetregsize,aint((aword(a) shl sreg.startbit) and not(bitmask)),sreg.subsetreg);
  1024. end;
  1025. procedure tcg.a_load_loc_subsetref(list : TAsmList;subsetsize: tcgsize; const loc: tlocation; const sref : tsubsetreference);
  1026. begin
  1027. case loc.loc of
  1028. LOC_REFERENCE,LOC_CREFERENCE:
  1029. a_load_ref_subsetref(list,loc.size,subsetsize,loc.reference,sref);
  1030. LOC_REGISTER,LOC_CREGISTER:
  1031. a_load_reg_subsetref(list,loc.size,subsetsize,loc.register,sref);
  1032. LOC_CONSTANT:
  1033. a_load_const_subsetref(list,subsetsize,loc.value,sref);
  1034. LOC_SUBSETREG,LOC_CSUBSETREG:
  1035. a_load_subsetreg_subsetref(list,loc.size,subsetsize,loc.sreg,sref);
  1036. LOC_SUBSETREF,LOC_CSUBSETREF:
  1037. a_load_subsetref_subsetref(list,loc.size,subsetsize,loc.sref,sref);
  1038. else
  1039. internalerror(200608053);
  1040. end;
  1041. end;
  1042. (*
  1043. Subsetrefs are used for (bit)packed arrays and (bit)packed records stored
  1044. in memory. They are like a regular reference, but contain an extra bit
  1045. offset (either constant -startbit- or variable -bitindexreg-, always OS_INT)
  1046. and a bit length (always constant).
  1047. Bit packed values are stored differently in memory depending on whether we
  1048. are on a big or a little endian system (compatible with at least GPC). The
  1049. size of the basic working unit is always the smallest power-of-2 byte size
  1050. which can contain the bit value (so 1..8 bits -> 1 byte, 9..16 bits -> 2
  1051. bytes, 17..32 bits -> 4 bytes etc).
  1052. On a big endian, 5-bit: values are stored like this:
  1053. 11111222 22333334 44445555 56666677 77788888
  1054. The leftmost bit of each 5-bit value corresponds to the most significant
  1055. bit.
  1056. On little endian, it goes like this:
  1057. 22211111 43333322 55554444 77666665 88888777
  1058. In this case, per byte the left-most bit is more significant than those on
  1059. the right, but the bits in the next byte are all more significant than
  1060. those in the previous byte (e.g., the 222 in the first byte are the low
  1061. three bits of that value, while the 22 in the second byte are the upper
  1062. two bits.
  1063. Big endian, 9 bit values:
  1064. 11111111 12222222 22333333 33344444 ...
  1065. Little endian, 9 bit values:
  1066. 11111111 22222221 33333322 44444333 ...
  1067. This is memory representation and the 16 bit values are byteswapped.
  1068. Similarly as in the previous case, the 2222222 string contains the lower
  1069. bits of value 2 and the 22 string contains the upper bits. Once loaded into
  1070. registers (two 16 bit registers in the current implementation, although a
  1071. single 32 bit register would be possible too, in particular if 32 bit
  1072. alignment can be guaranteed), this becomes:
  1073. 22222221 11111111 44444333 33333322 ...
  1074. (l)ow u l l u l u
  1075. The startbit/bitindex in a subsetreference always refers to
  1076. a) on big endian: the most significant bit of the value
  1077. (bits counted from left to right, both memory an registers)
  1078. b) on little endian: the least significant bit when the value
  1079. is loaded in a register (bit counted from right to left)
  1080. Although a) results in more complex code for big endian systems, it's
  1081. needed for compatibility both with GPC and with e.g. bitpacked arrays in
  1082. Apple's universal interfaces which depend on these layout differences).
  1083. Note: when changing the loadsize calculated in get_subsetref_load_info,
  1084. make sure the appropriate alignment is guaranteed, at least in case of
  1085. {$defined cpurequiresproperalignment}.
  1086. *)
  1087. procedure tcg.get_subsetref_load_info(const sref: tsubsetreference; out loadsize: tcgsize; out extra_load: boolean);
  1088. var
  1089. intloadsize: aint;
  1090. begin
  1091. intloadsize := packedbitsloadsize(sref.bitlen);
  1092. if (intloadsize = 0) then
  1093. internalerror(2006081310);
  1094. if (intloadsize > sizeof(aint)) then
  1095. intloadsize := sizeof(aint);
  1096. loadsize := int_cgsize(intloadsize);
  1097. if (loadsize = OS_NO) then
  1098. internalerror(2006081311);
  1099. if (sref.bitlen > sizeof(aint)*8) then
  1100. internalerror(2006081312);
  1101. extra_load :=
  1102. (sref.bitlen <> 1) and
  1103. ((sref.bitindexreg <> NR_NO) or
  1104. (byte(sref.startbit+sref.bitlen) > byte(intloadsize*8)));
  1105. end;
  1106. procedure tcg.a_load_subsetref_regs_noindex(list: TAsmList; subsetsize: tcgsize; loadbitsize: byte; const sref: tsubsetreference; valuereg, extra_value_reg: tregister);
  1107. var
  1108. restbits: byte;
  1109. begin
  1110. if (target_info.endian = endian_big) then
  1111. begin
  1112. { valuereg contains the upper bits, extra_value_reg the lower }
  1113. restbits := (sref.bitlen - (loadbitsize - sref.startbit));
  1114. if (subsetsize in [OS_S8..OS_S128]) then
  1115. begin
  1116. { sign extend }
  1117. a_op_const_reg(list,OP_SHL,OS_INT,AIntBits-loadbitsize+sref.startbit,valuereg);
  1118. a_op_const_reg(list,OP_SAR,OS_INT,AIntBits-sref.bitlen,valuereg);
  1119. end
  1120. else
  1121. begin
  1122. a_op_const_reg(list,OP_SHL,OS_INT,restbits,valuereg);
  1123. { mask other bits }
  1124. if (sref.bitlen <> AIntBits) then
  1125. a_op_const_reg(list,OP_AND,OS_INT,aint((aword(1) shl sref.bitlen)-1),valuereg);
  1126. end;
  1127. a_op_const_reg(list,OP_SHR,OS_INT,loadbitsize-restbits,extra_value_reg)
  1128. end
  1129. else
  1130. begin
  1131. { valuereg contains the lower bits, extra_value_reg the upper }
  1132. a_op_const_reg(list,OP_SHR,OS_INT,sref.startbit,valuereg);
  1133. if (subsetsize in [OS_S8..OS_S128]) then
  1134. begin
  1135. a_op_const_reg(list,OP_SHL,OS_INT,AIntBits-sref.bitlen+loadbitsize-sref.startbit,extra_value_reg);
  1136. a_op_const_reg(list,OP_SAR,OS_INT,AIntBits-sref.bitlen,extra_value_reg);
  1137. end
  1138. else
  1139. begin
  1140. a_op_const_reg(list,OP_SHL,OS_INT,loadbitsize-sref.startbit,extra_value_reg);
  1141. { mask other bits }
  1142. if (sref.bitlen <> AIntBits) then
  1143. a_op_const_reg(list,OP_AND,OS_INT,aint((aword(1) shl sref.bitlen)-1),extra_value_reg);
  1144. end;
  1145. end;
  1146. { merge }
  1147. a_op_reg_reg(list,OP_OR,OS_INT,extra_value_reg,valuereg);
  1148. end;
  1149. procedure tcg.a_load_subsetref_regs_index(list: TAsmList; subsetsize: tcgsize; loadbitsize: byte; const sref: tsubsetreference; valuereg: tregister);
  1150. var
  1151. hl: tasmlabel;
  1152. tmpref: treference;
  1153. extra_value_reg,
  1154. tmpreg: tregister;
  1155. begin
  1156. tmpreg := getintregister(list,OS_INT);
  1157. tmpref := sref.ref;
  1158. inc(tmpref.offset,loadbitsize div 8);
  1159. extra_value_reg := getintregister(list,OS_INT);
  1160. if (target_info.endian = endian_big) then
  1161. begin
  1162. { since this is a dynamic index, it's possible that the value }
  1163. { is entirely in valuereg. }
  1164. { get the data in valuereg in the right place }
  1165. a_op_reg_reg(list,OP_SHL,OS_INT,sref.bitindexreg,valuereg);
  1166. if (subsetsize in [OS_S8..OS_S128]) then
  1167. begin
  1168. a_op_const_reg(list,OP_SHL,OS_INT,AIntBits-loadbitsize,valuereg);
  1169. a_op_const_reg(list,OP_SAR,OS_INT,AIntBits-sref.bitlen,valuereg)
  1170. end
  1171. else
  1172. begin
  1173. a_op_const_reg(list,OP_SHR,OS_INT,loadbitsize-sref.bitlen,valuereg);
  1174. if (loadbitsize <> AIntBits) then
  1175. { mask left over bits }
  1176. a_op_const_reg(list,OP_AND,OS_INT,aint((aword(1) shl sref.bitlen)-1),valuereg);
  1177. end;
  1178. tmpreg := getintregister(list,OS_INT);
  1179. { ensure we don't load anything past the end of the array }
  1180. current_asmdata.getjumplabel(hl);
  1181. a_cmp_const_reg_label(list,OS_INT,OC_BE,loadbitsize-sref.bitlen,sref.bitindexreg,hl);
  1182. { the bits in extra_value_reg (if any) start at the most significant bit => }
  1183. { extra_value_reg must be shr by (loadbitsize-sref.bitlen)+(loadsize-sref.bitindex) }
  1184. { => = -(sref.bitindex+(sref.bitlen-2*loadbitsize)) }
  1185. a_op_const_reg_reg(list,OP_ADD,OS_INT,sref.bitlen-2*loadbitsize,sref.bitindexreg,tmpreg);
  1186. a_op_reg_reg(list,OP_NEG,OS_INT,tmpreg,tmpreg);
  1187. { load next "loadbitsize" bits of the array }
  1188. a_load_ref_reg(list,int_cgsize(loadbitsize div 8),OS_INT,tmpref,extra_value_reg);
  1189. a_op_reg_reg(list,OP_SHR,OS_INT,tmpreg,extra_value_reg);
  1190. { if there are no bits in extra_value_reg, then sref.bitindex was }
  1191. { < loadsize-sref.bitlen, and therefore tmpreg will now be >= loadsize }
  1192. { => extra_value_reg is now 0 }
  1193. { merge }
  1194. a_op_reg_reg(list,OP_OR,OS_INT,extra_value_reg,valuereg);
  1195. { no need to mask, necessary masking happened earlier on }
  1196. a_label(list,hl);
  1197. end
  1198. else
  1199. begin
  1200. a_op_reg_reg(list,OP_SHR,OS_INT,sref.bitindexreg,valuereg);
  1201. { ensure we don't load anything past the end of the array }
  1202. current_asmdata.getjumplabel(hl);
  1203. a_cmp_const_reg_label(list,OS_INT,OC_BE,loadbitsize-sref.bitlen,sref.bitindexreg,hl);
  1204. { Y-x = -(Y-x) }
  1205. a_op_const_reg_reg(list,OP_SUB,OS_INT,loadbitsize,sref.bitindexreg,tmpreg);
  1206. a_op_reg_reg(list,OP_NEG,OS_INT,tmpreg,tmpreg);
  1207. { load next "loadbitsize" bits of the array }
  1208. a_load_ref_reg(list,int_cgsize(loadbitsize div 8),OS_INT,tmpref,extra_value_reg);
  1209. { tmpreg is in the range 1..<cpu_bitsize>-1 -> always ok }
  1210. a_op_reg_reg(list,OP_SHL,OS_INT,tmpreg,extra_value_reg);
  1211. { merge }
  1212. a_op_reg_reg(list,OP_OR,OS_INT,extra_value_reg,valuereg);
  1213. a_label(list,hl);
  1214. { sign extend or mask other bits }
  1215. if (subsetsize in [OS_S8..OS_S128]) then
  1216. begin
  1217. a_op_const_reg(list,OP_SHL,OS_INT,AIntBits-sref.bitlen,valuereg);
  1218. a_op_const_reg(list,OP_SAR,OS_INT,AIntBits-sref.bitlen,valuereg);
  1219. end
  1220. else
  1221. a_op_const_reg(list,OP_AND,OS_INT,aint((aword(1) shl sref.bitlen)-1),valuereg);
  1222. end;
  1223. end;
  1224. procedure tcg.a_load_subsetref_reg(list : TAsmList; subsetsize, tosize: tcgsize; const sref: tsubsetreference; destreg: tregister);
  1225. var
  1226. tmpref: treference;
  1227. valuereg,extra_value_reg: tregister;
  1228. tosreg: tsubsetregister;
  1229. loadsize: tcgsize;
  1230. loadbitsize: byte;
  1231. extra_load: boolean;
  1232. begin
  1233. get_subsetref_load_info(sref,loadsize,extra_load);
  1234. loadbitsize := tcgsize2size[loadsize]*8;
  1235. { load the (first part) of the bit sequence }
  1236. valuereg := getintregister(list,OS_INT);
  1237. a_load_ref_reg(list,loadsize,OS_INT,sref.ref,valuereg);
  1238. if not extra_load then
  1239. begin
  1240. { everything is guaranteed to be in a single register of loadsize }
  1241. if (sref.bitindexreg = NR_NO) then
  1242. begin
  1243. { use subsetreg routine, it may have been overridden with an optimized version }
  1244. tosreg.subsetreg := valuereg;
  1245. tosreg.subsetregsize := OS_INT;
  1246. { subsetregs always count bits from right to left }
  1247. if (target_info.endian = endian_big) then
  1248. tosreg.startbit := loadbitsize - (sref.startbit+sref.bitlen)
  1249. else
  1250. tosreg.startbit := sref.startbit;
  1251. tosreg.bitlen := sref.bitlen;
  1252. a_load_subsetreg_reg(list,subsetsize,tosize,tosreg,destreg);
  1253. exit;
  1254. end
  1255. else
  1256. begin
  1257. if (sref.startbit <> 0) then
  1258. internalerror(2006081510);
  1259. if (target_info.endian = endian_big) then
  1260. begin
  1261. a_op_reg_reg(list,OP_SHL,OS_INT,sref.bitindexreg,valuereg);
  1262. if (subsetsize in [OS_S8..OS_S128]) then
  1263. begin
  1264. { sign extend to entire register }
  1265. a_op_const_reg(list,OP_SHL,OS_INT,AIntBits-loadbitsize,valuereg);
  1266. a_op_const_reg(list,OP_SAR,OS_INT,AIntBits-sref.bitlen,valuereg);
  1267. end
  1268. else
  1269. a_op_const_reg(list,OP_SHR,OS_INT,loadbitsize-sref.bitlen,valuereg);
  1270. end
  1271. else
  1272. begin
  1273. a_op_reg_reg(list,OP_SHR,OS_INT,sref.bitindexreg,valuereg);
  1274. if (subsetsize in [OS_S8..OS_S128]) then
  1275. begin
  1276. a_op_const_reg(list,OP_SHL,OS_INT,AIntBits-sref.bitlen,valuereg);
  1277. a_op_const_reg(list,OP_SAR,OS_INT,AIntBits-sref.bitlen,valuereg);
  1278. end
  1279. end;
  1280. { mask other bits/sign extend }
  1281. if not(subsetsize in [OS_S8..OS_S128]) then
  1282. a_op_const_reg(list,OP_AND,OS_INT,aint((aword(1) shl sref.bitlen)-1),valuereg);
  1283. end
  1284. end
  1285. else
  1286. begin
  1287. { load next value as well }
  1288. extra_value_reg := getintregister(list,OS_INT);
  1289. if (sref.bitindexreg = NR_NO) then
  1290. begin
  1291. tmpref := sref.ref;
  1292. inc(tmpref.offset,loadbitsize div 8);
  1293. a_load_ref_reg(list,loadsize,OS_INT,tmpref,extra_value_reg);
  1294. { can be overridden to optimize }
  1295. a_load_subsetref_regs_noindex(list,subsetsize,loadbitsize,sref,valuereg,extra_value_reg)
  1296. end
  1297. else
  1298. begin
  1299. if (sref.startbit <> 0) then
  1300. internalerror(2006080610);
  1301. a_load_subsetref_regs_index(list,subsetsize,loadbitsize,sref,valuereg);
  1302. end;
  1303. end;
  1304. { store in destination }
  1305. { avoid unnecessary sign extension and zeroing }
  1306. valuereg := makeregsize(list,valuereg,OS_INT);
  1307. destreg := makeregsize(list,destreg,OS_INT);
  1308. a_load_reg_reg(list,OS_INT,OS_INT,valuereg,destreg);
  1309. destreg := makeregsize(list,destreg,tosize);
  1310. end;
  1311. procedure tcg.a_load_reg_subsetref(list : TAsmList; fromsize, subsetsize: tcgsize; fromreg: tregister; const sref: tsubsetreference);
  1312. begin
  1313. a_load_regconst_subsetref_intern(list,fromsize,subsetsize,fromreg,sref,SL_REG);
  1314. end;
  1315. procedure tcg.a_load_regconst_subsetref_intern(list : TAsmList; fromsize, subsetsize: tcgsize; fromreg: tregister; const sref: tsubsetreference; slopt: tsubsetloadopt);
  1316. var
  1317. hl: tasmlabel;
  1318. tmpreg, tmpindexreg, valuereg, extra_value_reg, maskreg: tregister;
  1319. tosreg, fromsreg: tsubsetregister;
  1320. tmpref: treference;
  1321. bitmask: aword;
  1322. loadsize: tcgsize;
  1323. loadbitsize: byte;
  1324. extra_load: boolean;
  1325. begin
  1326. { the register must be able to contain the requested value }
  1327. if (tcgsize2size[fromsize]*8 < sref.bitlen) then
  1328. internalerror(2006081613);
  1329. get_subsetref_load_info(sref,loadsize,extra_load);
  1330. loadbitsize := tcgsize2size[loadsize]*8;
  1331. { load the (first part) of the bit sequence }
  1332. valuereg := getintregister(list,OS_INT);
  1333. a_load_ref_reg(list,loadsize,OS_INT,sref.ref,valuereg);
  1334. { constant offset of bit sequence? }
  1335. if not extra_load then
  1336. begin
  1337. if (sref.bitindexreg = NR_NO) then
  1338. begin
  1339. { use subsetreg routine, it may have been overridden with an optimized version }
  1340. tosreg.subsetreg := valuereg;
  1341. tosreg.subsetregsize := OS_INT;
  1342. { subsetregs always count bits from right to left }
  1343. if (target_info.endian = endian_big) then
  1344. tosreg.startbit := loadbitsize - (sref.startbit+sref.bitlen)
  1345. else
  1346. tosreg.startbit := sref.startbit;
  1347. tosreg.bitlen := sref.bitlen;
  1348. a_load_regconst_subsetreg_intern(list,fromsize,subsetsize,fromreg,tosreg,slopt);
  1349. end
  1350. else
  1351. begin
  1352. if (sref.startbit <> 0) then
  1353. internalerror(2006081710);
  1354. { should be handled by normal code and will give wrong result }
  1355. { on x86 for the '1 shl bitlen' below }
  1356. if (sref.bitlen = AIntBits) then
  1357. internalerror(2006081711);
  1358. { zero the bits we have to insert }
  1359. if (slopt <> SL_SETMAX) then
  1360. begin
  1361. maskreg := getintregister(list,OS_INT);
  1362. if (target_info.endian = endian_big) then
  1363. begin
  1364. a_load_const_reg(list,OS_INT,aint((aword(1) shl sref.bitlen)-1) shl (loadbitsize-sref.bitlen),maskreg);
  1365. a_op_reg_reg(list,OP_SHR,OS_INT,sref.bitindexreg,maskreg);
  1366. end
  1367. else
  1368. begin
  1369. a_load_const_reg(list,OS_INT,aint((aword(1) shl sref.bitlen)-1),maskreg);
  1370. a_op_reg_reg(list,OP_SHL,OS_INT,sref.bitindexreg,maskreg);
  1371. end;
  1372. a_op_reg_reg(list,OP_NOT,OS_INT,maskreg,maskreg);
  1373. a_op_reg_reg(list,OP_AND,OS_INT,maskreg,valuereg);
  1374. end;
  1375. { insert the value }
  1376. if (slopt <> SL_SETZERO) then
  1377. begin
  1378. tmpreg := getintregister(list,OS_INT);
  1379. if (slopt <> SL_SETMAX) then
  1380. a_load_reg_reg(list,fromsize,OS_INT,fromreg,tmpreg)
  1381. else if (sref.bitlen <> AIntBits) then
  1382. a_load_const_reg(list,OS_INT,aint((aword(1) shl sref.bitlen) - 1), tmpreg)
  1383. else
  1384. a_load_const_reg(list,OS_INT,-1,tmpreg);
  1385. if (target_info.endian = endian_big) then
  1386. begin
  1387. a_op_const_reg(list,OP_SHL,OS_INT,loadbitsize-sref.bitlen,tmpreg);
  1388. if not(slopt in [SL_REGNOSRCMASK,SL_SETMAX]) then
  1389. begin
  1390. if (loadbitsize <> AIntBits) then
  1391. bitmask := (((aword(1) shl loadbitsize)-1) xor ((aword(1) shl (loadbitsize-sref.bitlen))-1))
  1392. else
  1393. bitmask := (high(aword) xor ((aword(1) shl (loadbitsize-sref.bitlen))-1));
  1394. a_op_const_reg(list,OP_AND,OS_INT,bitmask,tmpreg);
  1395. end;
  1396. a_op_reg_reg(list,OP_SHR,OS_INT,sref.bitindexreg,tmpreg);
  1397. end
  1398. else
  1399. begin
  1400. if not(slopt in [SL_REGNOSRCMASK,SL_SETMAX]) then
  1401. a_op_const_reg(list,OP_AND,OS_INT,aint((aword(1) shl sref.bitlen)-1),tmpreg);
  1402. a_op_reg_reg(list,OP_SHL,OS_INT,sref.bitindexreg,tmpreg);
  1403. end;
  1404. a_op_reg_reg(list,OP_OR,OS_INT,tmpreg,valuereg);
  1405. end;
  1406. end;
  1407. { store back to memory }
  1408. valuereg := makeregsize(list,valuereg,loadsize);
  1409. a_load_reg_ref(list,loadsize,loadsize,valuereg,sref.ref);
  1410. exit;
  1411. end
  1412. else
  1413. begin
  1414. { load next value }
  1415. extra_value_reg := getintregister(list,OS_INT);
  1416. tmpref := sref.ref;
  1417. inc(tmpref.offset,loadbitsize div 8);
  1418. { should maybe be taken out too, can be done more efficiently }
  1419. { on e.g. i386 with shld/shrd }
  1420. if (sref.bitindexreg = NR_NO) then
  1421. begin
  1422. a_load_ref_reg(list,loadsize,OS_INT,tmpref,extra_value_reg);
  1423. fromsreg.subsetreg := fromreg;
  1424. fromsreg.subsetregsize := fromsize;
  1425. tosreg.subsetreg := valuereg;
  1426. tosreg.subsetregsize := OS_INT;
  1427. { transfer first part }
  1428. fromsreg.bitlen := loadbitsize-sref.startbit;
  1429. tosreg.bitlen := fromsreg.bitlen;
  1430. if (target_info.endian = endian_big) then
  1431. begin
  1432. { valuereg must contain the upper bits of the value at bits [0..loadbitsize-startbit] }
  1433. { upper bits of the value ... }
  1434. fromsreg.startbit := sref.bitlen-(loadbitsize-sref.startbit);
  1435. { ... to bit 0 }
  1436. tosreg.startbit := 0
  1437. end
  1438. else
  1439. begin
  1440. { valuereg must contain the lower bits of the value at bits [startbit..loadbitsize] }
  1441. { lower bits of the value ... }
  1442. fromsreg.startbit := 0;
  1443. { ... to startbit }
  1444. tosreg.startbit := sref.startbit;
  1445. end;
  1446. case slopt of
  1447. SL_SETZERO,
  1448. SL_SETMAX:
  1449. a_load_regconst_subsetreg_intern(list,fromsize,subsetsize,fromreg,tosreg,slopt);
  1450. else
  1451. a_load_subsetreg_subsetreg(list,subsetsize,subsetsize,fromsreg,tosreg);
  1452. end;
  1453. valuereg := makeregsize(list,valuereg,loadsize);
  1454. a_load_reg_ref(list,loadsize,loadsize,valuereg,sref.ref);
  1455. { transfer second part }
  1456. if (target_info.endian = endian_big) then
  1457. begin
  1458. { extra_value_reg must contain the lower bits of the value at bits }
  1459. { [(loadbitsize-(bitlen-(loadbitsize-startbit)))..loadbitsize] }
  1460. { (loadbitsize-(bitlen-(loadbitsize-startbit))) = 2*loadbitsize }
  1461. { - bitlen - startbit }
  1462. fromsreg.startbit := 0;
  1463. tosreg.startbit := 2*loadbitsize - sref.bitlen - sref.startbit
  1464. end
  1465. else
  1466. begin
  1467. { extra_value_reg must contain the upper bits of the value at bits [0..bitlen-(loadbitsize-startbit)] }
  1468. fromsreg.startbit := fromsreg.bitlen;
  1469. tosreg.startbit := 0;
  1470. end;
  1471. tosreg.subsetreg := extra_value_reg;
  1472. fromsreg.bitlen := sref.bitlen-fromsreg.bitlen;
  1473. tosreg.bitlen := fromsreg.bitlen;
  1474. case slopt of
  1475. SL_SETZERO,
  1476. SL_SETMAX:
  1477. a_load_regconst_subsetreg_intern(list,fromsize,subsetsize,fromreg,tosreg,slopt);
  1478. else
  1479. a_load_subsetreg_subsetreg(list,subsetsize,subsetsize,fromsreg,tosreg);
  1480. end;
  1481. extra_value_reg := makeregsize(list,extra_value_reg,loadsize);
  1482. a_load_reg_ref(list,loadsize,loadsize,extra_value_reg,tmpref);
  1483. exit;
  1484. end
  1485. else
  1486. begin
  1487. if (sref.startbit <> 0) then
  1488. internalerror(2006081812);
  1489. { should be handled by normal code and will give wrong result }
  1490. { on x86 for the '1 shl bitlen' below }
  1491. if (sref.bitlen = AIntBits) then
  1492. internalerror(2006081713);
  1493. { generate mask to zero the bits we have to insert }
  1494. if (slopt <> SL_SETMAX) then
  1495. begin
  1496. maskreg := getintregister(list,OS_INT);
  1497. if (target_info.endian = endian_big) then
  1498. begin
  1499. a_load_const_reg(list,OS_INT,aint(((aword(1) shl sref.bitlen)-1) shl (loadbitsize-sref.bitlen)),maskreg);
  1500. a_op_reg_reg(list,OP_SHR,OS_INT,sref.bitindexreg,maskreg);
  1501. end
  1502. else
  1503. begin
  1504. a_load_const_reg(list,OS_INT,aint((aword(1) shl sref.bitlen)-1),maskreg);
  1505. a_op_reg_reg(list,OP_SHL,OS_INT,sref.bitindexreg,maskreg);
  1506. end;
  1507. a_op_reg_reg(list,OP_NOT,OS_INT,maskreg,maskreg);
  1508. a_op_reg_reg(list,OP_AND,OS_INT,maskreg,valuereg);
  1509. end;
  1510. { insert the value }
  1511. if (slopt <> SL_SETZERO) then
  1512. begin
  1513. tmpreg := getintregister(list,OS_INT);
  1514. if (slopt <> SL_SETMAX) then
  1515. a_load_reg_reg(list,fromsize,OS_INT,fromreg,tmpreg)
  1516. else if (sref.bitlen <> AIntBits) then
  1517. a_load_const_reg(list,OS_INT,aint((aword(1) shl sref.bitlen) - 1), tmpreg)
  1518. else
  1519. a_load_const_reg(list,OS_INT,-1,tmpreg);
  1520. if (target_info.endian = endian_big) then
  1521. begin
  1522. a_op_const_reg(list,OP_SHL,OS_INT,loadbitsize-sref.bitlen,tmpreg);
  1523. if not(slopt in [SL_REGNOSRCMASK,SL_SETMAX]) then
  1524. { mask left over bits }
  1525. a_op_const_reg(list,OP_AND,OS_INT,aint(((aword(1) shl sref.bitlen)-1) shl (loadbitsize-sref.bitlen)),tmpreg);
  1526. a_op_reg_reg(list,OP_SHR,OS_INT,sref.bitindexreg,tmpreg);
  1527. end
  1528. else
  1529. begin
  1530. if not(slopt in [SL_REGNOSRCMASK,SL_SETMAX]) then
  1531. { mask left over bits }
  1532. a_op_const_reg(list,OP_AND,OS_INT,aint((aword(1) shl sref.bitlen)-1),tmpreg);
  1533. a_op_reg_reg(list,OP_SHL,OS_INT,sref.bitindexreg,tmpreg);
  1534. end;
  1535. a_op_reg_reg(list,OP_OR,OS_INT,tmpreg,valuereg);
  1536. end;
  1537. valuereg := makeregsize(list,valuereg,loadsize);
  1538. a_load_reg_ref(list,loadsize,loadsize,valuereg,sref.ref);
  1539. { make sure we do not read/write past the end of the array }
  1540. current_asmdata.getjumplabel(hl);
  1541. a_cmp_const_reg_label(list,OS_INT,OC_BE,loadbitsize-sref.bitlen,sref.bitindexreg,hl);
  1542. a_load_ref_reg(list,loadsize,OS_INT,tmpref,extra_value_reg);
  1543. tmpindexreg := getintregister(list,OS_INT);
  1544. { load current array value }
  1545. if (slopt <> SL_SETZERO) then
  1546. begin
  1547. tmpreg := getintregister(list,OS_INT);
  1548. if (slopt <> SL_SETMAX) then
  1549. a_load_reg_reg(list,fromsize,OS_INT,fromreg,tmpreg)
  1550. else if (sref.bitlen <> AIntBits) then
  1551. a_load_const_reg(list,OS_INT,aint((aword(1) shl sref.bitlen) - 1), tmpreg)
  1552. else
  1553. a_load_const_reg(list,OS_INT,-1,tmpreg);
  1554. end;
  1555. { generate mask to zero the bits we have to insert }
  1556. if (slopt <> SL_SETMAX) then
  1557. begin
  1558. maskreg := getintregister(list,OS_INT);
  1559. if (target_info.endian = endian_big) then
  1560. begin
  1561. a_op_const_reg_reg(list,OP_ADD,OS_INT,sref.bitlen-2*loadbitsize,sref.bitindexreg,tmpindexreg);
  1562. a_op_reg_reg(list,OP_NEG,OS_INT,tmpindexreg,tmpindexreg);
  1563. a_load_const_reg(list,OS_INT,aint((aword(1) shl sref.bitlen)-1),maskreg);
  1564. a_op_reg_reg(list,OP_SHL,OS_INT,tmpindexreg,maskreg);
  1565. end
  1566. else
  1567. begin
  1568. { Y-x = -(x-Y) }
  1569. a_op_const_reg_reg(list,OP_SUB,OS_INT,loadbitsize,sref.bitindexreg,tmpindexreg);
  1570. a_op_reg_reg(list,OP_NEG,OS_INT,tmpindexreg,tmpindexreg);
  1571. a_load_const_reg(list,OS_INT,aint((aword(1) shl sref.bitlen)-1),maskreg);
  1572. a_op_reg_reg(list,OP_SHR,OS_INT,tmpindexreg,maskreg);
  1573. end;
  1574. a_op_reg_reg(list,OP_NOT,OS_INT,maskreg,maskreg);
  1575. a_op_reg_reg(list,OP_AND,OS_INT,maskreg,extra_value_reg);
  1576. end;
  1577. if (slopt <> SL_SETZERO) then
  1578. begin
  1579. if (target_info.endian = endian_big) then
  1580. a_op_reg_reg(list,OP_SHL,OS_INT,tmpindexreg,tmpreg)
  1581. else
  1582. begin
  1583. if not(slopt in [SL_REGNOSRCMASK,SL_SETMAX]) then
  1584. a_op_const_reg(list,OP_AND,OS_INT,aint((aword(1) shl sref.bitlen)-1),tmpreg);
  1585. a_op_reg_reg(list,OP_SHR,OS_INT,tmpindexreg,tmpreg);
  1586. end;
  1587. a_op_reg_reg(list,OP_OR,OS_INT,tmpreg,extra_value_reg);
  1588. end;
  1589. extra_value_reg := makeregsize(list,extra_value_reg,loadsize);
  1590. a_load_reg_ref(list,loadsize,loadsize,extra_value_reg,tmpref);
  1591. a_label(list,hl);
  1592. end;
  1593. end;
  1594. end;
  1595. procedure tcg.a_load_subsetref_subsetref(list: TAsmlist; fromsubsetsize, tosubsetsize : tcgsize; const fromsref, tosref: tsubsetreference);
  1596. var
  1597. tmpreg: tregister;
  1598. begin
  1599. tmpreg := getintregister(list,tosubsetsize);
  1600. a_load_subsetref_reg(list,fromsubsetsize,tosubsetsize,fromsref,tmpreg);
  1601. a_load_reg_subsetref(list,tosubsetsize,tosubsetsize,tmpreg,tosref);
  1602. end;
  1603. procedure tcg.a_load_subsetref_ref(list : TAsmList; subsetsize, tosize: tcgsize; const sref: tsubsetreference; const destref: treference);
  1604. var
  1605. tmpreg: tregister;
  1606. begin
  1607. tmpreg := getintregister(list,tosize);
  1608. a_load_subsetref_reg(list,subsetsize,tosize,sref,tmpreg);
  1609. a_load_reg_ref(list,tosize,tosize,tmpreg,destref);
  1610. end;
  1611. procedure tcg.a_load_ref_subsetref(list : TAsmList; fromsize, subsetsize: tcgsize; const fromref: treference; const sref: tsubsetreference);
  1612. var
  1613. tmpreg: tregister;
  1614. begin
  1615. tmpreg := getintregister(list,subsetsize);
  1616. a_load_ref_reg(list,fromsize,subsetsize,fromref,tmpreg);
  1617. a_load_reg_subsetref(list,subsetsize,subsetsize,tmpreg,sref);
  1618. end;
  1619. procedure tcg.a_load_const_subsetref(list: TAsmlist; subsetsize: tcgsize; a: aint; const sref: tsubsetreference);
  1620. var
  1621. tmpreg: tregister;
  1622. slopt: tsubsetloadopt;
  1623. begin
  1624. { perform masking of the source value in advance }
  1625. slopt := SL_REGNOSRCMASK;
  1626. if (sref.bitlen <> AIntBits) then
  1627. aword(a) := aword(a) and ((aword(1) shl sref.bitlen) -1);
  1628. if (
  1629. { broken x86 "x shl regbitsize = x" }
  1630. ((sref.bitlen <> AIntBits) and
  1631. ((aword(a) and ((aword(1) shl sref.bitlen) -1)) = (aword(1) shl sref.bitlen) -1)) or
  1632. ((sref.bitlen = AIntBits) and
  1633. (a = -1))
  1634. ) then
  1635. slopt := SL_SETMAX
  1636. else if (a = 0) then
  1637. slopt := SL_SETZERO;
  1638. tmpreg := getintregister(list,subsetsize);
  1639. if not(slopt in [SL_SETZERO,SL_SETMAX]) then
  1640. a_load_const_reg(list,subsetsize,a,tmpreg);
  1641. a_load_regconst_subsetref_intern(list,subsetsize,subsetsize,tmpreg,sref,slopt);
  1642. end;
  1643. procedure tcg.a_load_subsetref_loc(list: TAsmlist; subsetsize: tcgsize; const sref: tsubsetreference; const loc: tlocation);
  1644. begin
  1645. case loc.loc of
  1646. LOC_REFERENCE,LOC_CREFERENCE:
  1647. a_load_subsetref_ref(list,subsetsize,loc.size,sref,loc.reference);
  1648. LOC_REGISTER,LOC_CREGISTER:
  1649. a_load_subsetref_reg(list,subsetsize,loc.size,sref,loc.register);
  1650. LOC_SUBSETREG,LOC_CSUBSETREG:
  1651. a_load_subsetref_subsetreg(list,subsetsize,loc.size,sref,loc.sreg);
  1652. LOC_SUBSETREF,LOC_CSUBSETREF:
  1653. a_load_subsetref_subsetref(list,subsetsize,loc.size,sref,loc.sref);
  1654. else
  1655. internalerror(200608054);
  1656. end;
  1657. end;
  1658. procedure tcg.a_load_subsetref_subsetreg(list: TAsmlist; fromsubsetsize, tosubsetsize : tcgsize; const fromsref: tsubsetreference; const tosreg: tsubsetregister);
  1659. var
  1660. tmpreg: tregister;
  1661. begin
  1662. tmpreg := getintregister(list,tosubsetsize);
  1663. a_load_subsetref_reg(list,fromsubsetsize,tosubsetsize,fromsref,tmpreg);
  1664. a_load_reg_subsetreg(list,tosubsetsize,tosubsetsize,tmpreg,tosreg);
  1665. end;
  1666. procedure tcg.a_load_subsetreg_subsetref(list: TAsmlist; fromsubsetsize, tosubsetsize : tcgsize; const fromsreg: tsubsetregister; const tosref: tsubsetreference);
  1667. var
  1668. tmpreg: tregister;
  1669. begin
  1670. tmpreg := getintregister(list,tosubsetsize);
  1671. a_load_subsetreg_reg(list,fromsubsetsize,tosubsetsize,fromsreg,tmpreg);
  1672. a_load_reg_subsetref(list,tosubsetsize,tosubsetsize,tmpreg,tosref);
  1673. end;
  1674. {$ifdef rangeon}
  1675. {$r+}
  1676. {$undef rangeon}
  1677. {$endif}
  1678. {$ifdef overflowon}
  1679. {$q+}
  1680. {$undef overflowon}
  1681. {$endif}
  1682. { generic bit address calculation routines }
  1683. function tcg.get_bit_const_ref_sref(bitnumber: aint; const ref: treference): tsubsetreference;
  1684. begin
  1685. result.ref:=ref;
  1686. inc(result.ref.offset,bitnumber div 8);
  1687. result.bitindexreg:=NR_NO;
  1688. result.startbit:=bitnumber mod 8;
  1689. result.bitlen:=1;
  1690. end;
  1691. function tcg.get_bit_const_reg_sreg(setregsize: tcgsize; bitnumber: aint; setreg: tregister): tsubsetregister;
  1692. begin
  1693. result.subsetreg:=setreg;
  1694. result.subsetregsize:=setregsize;
  1695. { subsetregs always count from the least significant to the most significant bit }
  1696. if (target_info.endian=endian_big) then
  1697. result.startbit:=(tcgsize2size[setregsize]*8)-bitnumber-1
  1698. else
  1699. result.startbit:=bitnumber;
  1700. result.bitlen:=1;
  1701. end;
  1702. function tcg.get_bit_reg_ref_sref(list: TAsmList; bitnumbersize: tcgsize; bitnumber: tregister; const ref: treference): tsubsetreference;
  1703. var
  1704. tmpreg,
  1705. tmpaddrreg: tregister;
  1706. begin
  1707. result.ref:=ref;
  1708. result.startbit:=0;
  1709. result.bitlen:=1;
  1710. tmpreg:=getintregister(list,bitnumbersize);
  1711. a_op_const_reg_reg(list,OP_SHR,bitnumbersize,3,bitnumber,tmpreg);
  1712. tmpaddrreg:=getaddressregister(list);
  1713. a_load_reg_reg(list,bitnumbersize,OS_ADDR,tmpreg,tmpaddrreg);
  1714. if (result.ref.base=NR_NO) then
  1715. result.ref.base:=tmpaddrreg
  1716. else if (result.ref.index=NR_NO) then
  1717. result.ref.index:=tmpaddrreg
  1718. else
  1719. begin
  1720. a_op_reg_reg(list,OP_ADD,OS_ADDR,result.ref.index,tmpaddrreg);
  1721. result.ref.index:=tmpaddrreg;
  1722. end;
  1723. tmpreg:=getintregister(list,OS_INT);
  1724. a_op_const_reg_reg(list,OP_AND,OS_INT,7,bitnumber,tmpreg);
  1725. result.bitindexreg:=tmpreg;
  1726. end;
  1727. { bit testing routines }
  1728. procedure tcg.a_bit_test_reg_reg_reg(list : TAsmList; bitnumbersize,valuesize,destsize: tcgsize;bitnumber,value,destreg: tregister);
  1729. var
  1730. tmpvalue: tregister;
  1731. begin
  1732. tmpvalue:=getintregister(list,valuesize);
  1733. if (target_info.endian=endian_little) then
  1734. begin
  1735. { rotate value register "bitnumber" bits to the right }
  1736. a_op_reg_reg_reg(list,OP_SHR,valuesize,bitnumber,value,tmpvalue);
  1737. { extract the bit we want }
  1738. a_op_const_reg(list,OP_AND,valuesize,1,tmpvalue);
  1739. end
  1740. else
  1741. begin
  1742. { highest (leftmost) bit = bit 0 -> shl bitnumber results in wanted }
  1743. { bit in uppermost position, then move it to the lowest position }
  1744. { "and" is not necessary since combination of shl/shr will clear }
  1745. { all other bits }
  1746. a_op_reg_reg_reg(list,OP_SHL,valuesize,bitnumber,value,tmpvalue);
  1747. a_op_const_reg(list,OP_SHR,valuesize,tcgsize2size[valuesize]*8-1,tmpvalue);
  1748. end;
  1749. a_load_reg_reg(list,valuesize,destsize,tmpvalue,destreg);
  1750. end;
  1751. procedure tcg.a_bit_test_const_ref_reg(list: TAsmList; destsize: tcgsize; bitnumber: aint; const ref: treference; destreg: tregister);
  1752. begin
  1753. a_load_subsetref_reg(list,OS_8,destsize,get_bit_const_ref_sref(bitnumber,ref),destreg);
  1754. end;
  1755. procedure tcg.a_bit_test_const_reg_reg(list: TAsmList; setregsize, destsize: tcgsize; bitnumber: aint; setreg, destreg: tregister);
  1756. begin
  1757. a_load_subsetreg_reg(list,setregsize,destsize,get_bit_const_reg_sreg(setregsize,bitnumber,setreg),destreg);
  1758. end;
  1759. procedure tcg.a_bit_test_const_subsetreg_reg(list: TAsmList; setregsize, destsize: tcgsize; bitnumber: aint; const setreg: tsubsetregister; destreg: tregister);
  1760. var
  1761. tmpsreg: tsubsetregister;
  1762. begin
  1763. { the first parameter is used to calculate the bit offset in }
  1764. { case of big endian, and therefore must be the size of the }
  1765. { set and not of the whole subsetreg }
  1766. tmpsreg:=get_bit_const_reg_sreg(setregsize,bitnumber,setreg.subsetreg);
  1767. { now fix the size of the subsetreg }
  1768. tmpsreg.subsetregsize:=setreg.subsetregsize;
  1769. { correct offset of the set in the subsetreg }
  1770. inc(tmpsreg.startbit,setreg.startbit);
  1771. a_load_subsetreg_reg(list,setregsize,destsize,tmpsreg,destreg);
  1772. end;
  1773. procedure tcg.a_bit_test_reg_ref_reg(list: TAsmList; bitnumbersize, destsize: tcgsize; bitnumber: tregister; const ref: treference; destreg: tregister);
  1774. begin
  1775. a_load_subsetref_reg(list,OS_8,destsize,get_bit_reg_ref_sref(list,bitnumbersize,bitnumber,ref),destreg);
  1776. end;
  1777. procedure tcg.a_bit_test_reg_loc_reg(list: TAsmList; bitnumbersize, destsize: tcgsize; bitnumber: tregister; const loc: tlocation; destreg: tregister);
  1778. var
  1779. tmpreg: tregister;
  1780. begin
  1781. case loc.loc of
  1782. LOC_REFERENCE,LOC_CREFERENCE:
  1783. a_bit_test_reg_ref_reg(list,bitnumbersize,destsize,bitnumber,loc.reference,destreg);
  1784. LOC_REGISTER,LOC_CREGISTER,
  1785. LOC_SUBSETREG,LOC_CSUBSETREG,
  1786. LOC_CONSTANT:
  1787. begin
  1788. case loc.loc of
  1789. LOC_REGISTER,LOC_CREGISTER:
  1790. tmpreg:=loc.register;
  1791. LOC_SUBSETREG,LOC_CSUBSETREG:
  1792. begin
  1793. tmpreg:=getintregister(list,loc.size);
  1794. a_load_subsetreg_reg(list,loc.size,loc.size,loc.sreg,tmpreg);
  1795. end;
  1796. LOC_CONSTANT:
  1797. begin
  1798. tmpreg:=getintregister(list,loc.size);
  1799. a_load_const_reg(list,loc.size,loc.value,tmpreg);
  1800. end;
  1801. end;
  1802. a_bit_test_reg_reg_reg(list,bitnumbersize,loc.size,destsize,bitnumber,tmpreg,destreg);
  1803. end;
  1804. { LOC_SUBSETREF is not possible, because sets are not (yet) bitpacked }
  1805. else
  1806. internalerror(2007051701);
  1807. end;
  1808. end;
  1809. procedure tcg.a_bit_test_const_loc_reg(list: TAsmList; destsize: tcgsize; bitnumber: aint; const loc: tlocation; destreg: tregister);
  1810. begin
  1811. case loc.loc of
  1812. LOC_REFERENCE,LOC_CREFERENCE:
  1813. a_bit_test_const_ref_reg(list,destsize,bitnumber,loc.reference,destreg);
  1814. LOC_REGISTER,LOC_CREGISTER:
  1815. a_bit_test_const_reg_reg(list,loc.size,destsize,bitnumber,loc.register,destreg);
  1816. LOC_SUBSETREG,LOC_CSUBSETREG:
  1817. a_bit_test_const_subsetreg_reg(list,loc.size,destsize,bitnumber,loc.sreg,destreg);
  1818. { LOC_SUBSETREF is not possible, because sets are not (yet) bitpacked }
  1819. else
  1820. internalerror(2007051702);
  1821. end;
  1822. end;
  1823. { bit setting/clearing routines }
  1824. procedure tcg.a_bit_set_reg_reg(list : TAsmList; doset: boolean; bitnumbersize, destsize: tcgsize; bitnumber,dest: tregister);
  1825. var
  1826. tmpvalue: tregister;
  1827. begin
  1828. tmpvalue:=getintregister(list,destsize);
  1829. if (target_info.endian=endian_little) then
  1830. begin
  1831. a_load_const_reg(list,destsize,1,tmpvalue);
  1832. { rotate bit "bitnumber" bits to the left }
  1833. a_op_reg_reg(list,OP_SHL,destsize,bitnumber,tmpvalue);
  1834. end
  1835. else
  1836. begin
  1837. { highest (leftmost) bit = bit 0 -> "$80/$8000/$80000000/ ... }
  1838. { shr bitnumber" results in correct mask }
  1839. a_load_const_reg(list,destsize,1 shl (tcgsize2size[destsize]*8-1),tmpvalue);
  1840. a_op_reg_reg(list,OP_SHR,destsize,bitnumber,tmpvalue);
  1841. end;
  1842. { set/clear the bit we want }
  1843. if (doset) then
  1844. a_op_reg_reg(list,OP_OR,destsize,tmpvalue,dest)
  1845. else
  1846. begin
  1847. a_op_reg_reg(list,OP_NOT,destsize,tmpvalue,tmpvalue);
  1848. a_op_reg_reg(list,OP_AND,destsize,tmpvalue,dest)
  1849. end;
  1850. end;
  1851. procedure tcg.a_bit_set_const_ref(list: TAsmList; doset: boolean;destsize: tcgsize; bitnumber: aint; const ref: treference);
  1852. begin
  1853. a_load_const_subsetref(list,OS_8,ord(doset),get_bit_const_ref_sref(bitnumber,ref));
  1854. end;
  1855. procedure tcg.a_bit_set_const_reg(list: TAsmList; doset: boolean; destsize: tcgsize; bitnumber: aint; destreg: tregister);
  1856. begin
  1857. a_load_const_subsetreg(list,OS_8,ord(doset),get_bit_const_reg_sreg(destsize,bitnumber,destreg));
  1858. end;
  1859. procedure tcg.a_bit_set_const_subsetreg(list: TAsmList; doset: boolean; destsize: tcgsize; bitnumber: aint; const destreg: tsubsetregister);
  1860. var
  1861. tmpsreg: tsubsetregister;
  1862. begin
  1863. { the first parameter is used to calculate the bit offset in }
  1864. { case of big endian, and therefore must be the size of the }
  1865. { set and not of the whole subsetreg }
  1866. tmpsreg:=get_bit_const_reg_sreg(destsize,bitnumber,destreg.subsetreg);
  1867. { now fix the size of the subsetreg }
  1868. tmpsreg.subsetregsize:=destreg.subsetregsize;
  1869. { correct offset of the set in the subsetreg }
  1870. inc(tmpsreg.startbit,destreg.startbit);
  1871. a_load_const_subsetreg(list,OS_8,ord(doset),tmpsreg);
  1872. end;
  1873. procedure tcg.a_bit_set_reg_ref(list: TAsmList; doset: boolean; bitnumbersize: tcgsize; bitnumber: tregister; const ref: treference);
  1874. begin
  1875. a_load_const_subsetref(list,OS_8,ord(doset),get_bit_reg_ref_sref(list,bitnumbersize,bitnumber,ref));
  1876. end;
  1877. procedure tcg.a_bit_set_reg_loc(list: TAsmList; doset: boolean; bitnumbersize: tcgsize; bitnumber: tregister; const loc: tlocation);
  1878. var
  1879. tmpreg: tregister;
  1880. begin
  1881. case loc.loc of
  1882. LOC_REFERENCE:
  1883. a_bit_set_reg_ref(list,doset,bitnumbersize,bitnumber,loc.reference);
  1884. LOC_CREGISTER:
  1885. a_bit_set_reg_reg(list,doset,bitnumbersize,loc.size,bitnumber,loc.register);
  1886. { e.g. a 2-byte set in a record regvar }
  1887. LOC_CSUBSETREG:
  1888. begin
  1889. { hard to do in-place in a generic way, so operate on a copy }
  1890. tmpreg:=getintregister(list,loc.size);
  1891. a_load_subsetreg_reg(list,loc.size,loc.size,loc.sreg,tmpreg);
  1892. a_bit_set_reg_reg(list,doset,bitnumbersize,loc.size,bitnumber,tmpreg);
  1893. a_load_reg_subsetreg(list,loc.size,loc.size,tmpreg,loc.sreg);
  1894. end;
  1895. { LOC_SUBSETREF is not possible, because sets are not (yet) bitpacked }
  1896. else
  1897. internalerror(2007051703)
  1898. end;
  1899. end;
  1900. procedure tcg.a_bit_set_const_loc(list: TAsmList; doset: boolean; bitnumber: aint; const loc: tlocation);
  1901. begin
  1902. case loc.loc of
  1903. LOC_REFERENCE:
  1904. a_bit_set_const_ref(list,doset,loc.size,bitnumber,loc.reference);
  1905. LOC_CREGISTER:
  1906. a_bit_set_const_reg(list,doset,loc.size,bitnumber,loc.register);
  1907. LOC_CSUBSETREG:
  1908. a_bit_set_const_subsetreg(list,doset,loc.size,bitnumber,loc.sreg);
  1909. { LOC_SUBSETREF is not possible, because sets are not (yet) bitpacked }
  1910. else
  1911. internalerror(2007051704)
  1912. end;
  1913. end;
  1914. { memory/register loading }
  1915. procedure tcg.a_load_reg_ref_unaligned(list : TAsmList;fromsize,tosize : tcgsize;register : tregister;const ref : treference);
  1916. var
  1917. tmpref : treference;
  1918. tmpreg : tregister;
  1919. i : longint;
  1920. begin
  1921. if ref.alignment<tcgsize2size[fromsize] then
  1922. begin
  1923. tmpref:=ref;
  1924. { we take care of the alignment now }
  1925. tmpref.alignment:=0;
  1926. case FromSize of
  1927. OS_16,OS_S16:
  1928. begin
  1929. tmpreg:=getintregister(list,OS_16);
  1930. a_load_reg_reg(list,fromsize,OS_16,register,tmpreg);
  1931. if target_info.endian=endian_big then
  1932. inc(tmpref.offset);
  1933. tmpreg:=makeregsize(list,tmpreg,OS_8);
  1934. a_load_reg_ref(list,OS_8,OS_8,tmpreg,tmpref);
  1935. tmpreg:=makeregsize(list,tmpreg,OS_16);
  1936. a_op_const_reg(list,OP_SHR,OS_16,8,tmpreg);
  1937. if target_info.endian=endian_big then
  1938. dec(tmpref.offset)
  1939. else
  1940. inc(tmpref.offset);
  1941. tmpreg:=makeregsize(list,tmpreg,OS_8);
  1942. a_load_reg_ref(list,OS_8,OS_8,tmpreg,tmpref);
  1943. end;
  1944. OS_32,OS_S32:
  1945. begin
  1946. { could add an optimised case for ref.alignment=2 }
  1947. tmpreg:=getintregister(list,OS_32);
  1948. a_load_reg_reg(list,fromsize,OS_32,register,tmpreg);
  1949. if target_info.endian=endian_big then
  1950. inc(tmpref.offset,3);
  1951. tmpreg:=makeregsize(list,tmpreg,OS_8);
  1952. a_load_reg_ref(list,OS_8,OS_8,tmpreg,tmpref);
  1953. tmpreg:=makeregsize(list,tmpreg,OS_32);
  1954. for i:=1 to 3 do
  1955. begin
  1956. a_op_const_reg(list,OP_SHR,OS_32,8,tmpreg);
  1957. if target_info.endian=endian_big then
  1958. dec(tmpref.offset)
  1959. else
  1960. inc(tmpref.offset);
  1961. tmpreg:=makeregsize(list,tmpreg,OS_8);
  1962. a_load_reg_ref(list,OS_8,OS_8,tmpreg,tmpref);
  1963. tmpreg:=makeregsize(list,tmpreg,OS_32);
  1964. end;
  1965. end
  1966. else
  1967. a_load_reg_ref(list,fromsize,tosize,register,tmpref);
  1968. end;
  1969. end
  1970. else
  1971. a_load_reg_ref(list,fromsize,tosize,register,ref);
  1972. end;
  1973. procedure tcg.a_load_ref_reg_unaligned(list : TAsmList;fromsize,tosize : tcgsize;const ref : treference;register : tregister);
  1974. var
  1975. tmpref : treference;
  1976. tmpreg,
  1977. tmpreg2 : tregister;
  1978. i : longint;
  1979. begin
  1980. if ref.alignment in [1,2] then
  1981. begin
  1982. tmpref:=ref;
  1983. { we take care of the alignment now }
  1984. tmpref.alignment:=0;
  1985. case FromSize of
  1986. OS_16,OS_S16:
  1987. if ref.alignment=2 then
  1988. a_load_ref_reg(list,fromsize,tosize,tmpref,register)
  1989. else
  1990. begin
  1991. { first load in tmpreg, because the target register }
  1992. { may be used in ref as well }
  1993. if target_info.endian=endian_little then
  1994. inc(tmpref.offset);
  1995. tmpreg:=getintregister(list,OS_8);
  1996. a_load_ref_reg(list,OS_8,OS_8,tmpref,tmpreg);
  1997. tmpreg:=makeregsize(list,tmpreg,OS_16);
  1998. a_op_const_reg(list,OP_SHL,OS_16,8,tmpreg);
  1999. if target_info.endian=endian_little then
  2000. dec(tmpref.offset)
  2001. else
  2002. inc(tmpref.offset);
  2003. a_load_ref_reg(list,OS_8,OS_16,tmpref,register);
  2004. a_op_reg_reg(list,OP_OR,OS_16,tmpreg,register);
  2005. end;
  2006. OS_32,OS_S32:
  2007. if ref.alignment=2 then
  2008. begin
  2009. if target_info.endian=endian_little then
  2010. inc(tmpref.offset,2);
  2011. tmpreg:=getintregister(list,OS_32);
  2012. a_load_ref_reg(list,OS_16,OS_32,tmpref,tmpreg);
  2013. a_op_const_reg(list,OP_SHL,OS_32,16,tmpreg);
  2014. if target_info.endian=endian_little then
  2015. dec(tmpref.offset,2)
  2016. else
  2017. inc(tmpref.offset,2);
  2018. a_load_ref_reg(list,OS_16,OS_32,tmpref,register);
  2019. a_op_reg_reg(list,OP_OR,OS_32,tmpreg,register);
  2020. end
  2021. else
  2022. begin
  2023. if target_info.endian=endian_little then
  2024. inc(tmpref.offset,3);
  2025. tmpreg:=getintregister(list,OS_32);
  2026. a_load_ref_reg(list,OS_8,OS_32,tmpref,tmpreg);
  2027. tmpreg2:=getintregister(list,OS_32);
  2028. for i:=1 to 3 do
  2029. begin
  2030. a_op_const_reg(list,OP_SHL,OS_32,8,tmpreg);
  2031. if target_info.endian=endian_little then
  2032. dec(tmpref.offset)
  2033. else
  2034. inc(tmpref.offset);
  2035. a_load_ref_reg(list,OS_8,OS_32,tmpref,tmpreg2);
  2036. a_op_reg_reg(list,OP_OR,OS_32,tmpreg2,tmpreg);
  2037. end;
  2038. a_load_reg_reg(list,OS_32,OS_32,tmpreg,register);
  2039. end
  2040. else
  2041. a_load_ref_reg(list,fromsize,tosize,tmpref,register);
  2042. end;
  2043. end
  2044. else
  2045. a_load_ref_reg(list,fromsize,tosize,ref,register);
  2046. end;
  2047. procedure tcg.a_load_ref_ref(list : TAsmList;fromsize,tosize : tcgsize;const sref : treference;const dref : treference);
  2048. var
  2049. tmpreg: tregister;
  2050. begin
  2051. { verify if we have the same reference }
  2052. if references_equal(sref,dref) then
  2053. exit;
  2054. tmpreg:=getintregister(list,tosize);
  2055. a_load_ref_reg(list,fromsize,tosize,sref,tmpreg);
  2056. a_load_reg_ref(list,tosize,tosize,tmpreg,dref);
  2057. end;
  2058. procedure tcg.a_load_const_ref(list : TAsmList;size : tcgsize;a : aint;const ref : treference);
  2059. var
  2060. tmpreg: tregister;
  2061. begin
  2062. tmpreg:=getintregister(list,size);
  2063. a_load_const_reg(list,size,a,tmpreg);
  2064. a_load_reg_ref(list,size,size,tmpreg,ref);
  2065. end;
  2066. procedure tcg.a_load_const_loc(list : TAsmList;a : aint;const loc: tlocation);
  2067. begin
  2068. case loc.loc of
  2069. LOC_REFERENCE,LOC_CREFERENCE:
  2070. a_load_const_ref(list,loc.size,a,loc.reference);
  2071. LOC_REGISTER,LOC_CREGISTER:
  2072. a_load_const_reg(list,loc.size,a,loc.register);
  2073. LOC_SUBSETREG,LOC_CSUBSETREG:
  2074. a_load_const_subsetreg(list,loc.size,a,loc.sreg);
  2075. LOC_SUBSETREF,LOC_CSUBSETREF:
  2076. a_load_const_subsetref(list,loc.size,a,loc.sref);
  2077. else
  2078. internalerror(200203272);
  2079. end;
  2080. end;
  2081. procedure tcg.a_load_reg_loc(list : TAsmList;fromsize : tcgsize;reg : tregister;const loc: tlocation);
  2082. begin
  2083. case loc.loc of
  2084. LOC_REFERENCE,LOC_CREFERENCE:
  2085. a_load_reg_ref(list,fromsize,loc.size,reg,loc.reference);
  2086. LOC_REGISTER,LOC_CREGISTER:
  2087. a_load_reg_reg(list,fromsize,loc.size,reg,loc.register);
  2088. LOC_SUBSETREG,LOC_CSUBSETREG:
  2089. a_load_reg_subsetreg(list,fromsize,loc.size,reg,loc.sreg);
  2090. LOC_SUBSETREF,LOC_CSUBSETREF:
  2091. a_load_reg_subsetref(list,fromsize,loc.size,reg,loc.sref);
  2092. LOC_MMREGISTER,LOC_CMMREGISTER:
  2093. a_loadmm_intreg_reg(list,fromsize,loc.size,reg,loc.register,mms_movescalar);
  2094. else
  2095. internalerror(200203271);
  2096. end;
  2097. end;
  2098. procedure tcg.a_load_loc_reg(list : TAsmList; tosize: tcgsize; const loc: tlocation; reg : tregister);
  2099. begin
  2100. case loc.loc of
  2101. LOC_REFERENCE,LOC_CREFERENCE:
  2102. a_load_ref_reg(list,loc.size,tosize,loc.reference,reg);
  2103. LOC_REGISTER,LOC_CREGISTER:
  2104. a_load_reg_reg(list,loc.size,tosize,loc.register,reg);
  2105. LOC_CONSTANT:
  2106. a_load_const_reg(list,tosize,loc.value,reg);
  2107. LOC_SUBSETREG,LOC_CSUBSETREG:
  2108. a_load_subsetreg_reg(list,loc.size,tosize,loc.sreg,reg);
  2109. LOC_SUBSETREF,LOC_CSUBSETREF:
  2110. a_load_subsetref_reg(list,loc.size,tosize,loc.sref,reg);
  2111. else
  2112. internalerror(200109092);
  2113. end;
  2114. end;
  2115. procedure tcg.a_load_loc_ref(list : TAsmList;tosize: tcgsize; const loc: tlocation; const ref : treference);
  2116. begin
  2117. case loc.loc of
  2118. LOC_REFERENCE,LOC_CREFERENCE:
  2119. a_load_ref_ref(list,loc.size,tosize,loc.reference,ref);
  2120. LOC_REGISTER,LOC_CREGISTER:
  2121. a_load_reg_ref(list,loc.size,tosize,loc.register,ref);
  2122. LOC_CONSTANT:
  2123. a_load_const_ref(list,tosize,loc.value,ref);
  2124. LOC_SUBSETREG,LOC_CSUBSETREG:
  2125. a_load_subsetreg_ref(list,loc.size,tosize,loc.sreg,ref);
  2126. LOC_SUBSETREF,LOC_CSUBSETREF:
  2127. a_load_subsetref_ref(list,loc.size,tosize,loc.sref,ref);
  2128. else
  2129. internalerror(200109302);
  2130. end;
  2131. end;
  2132. procedure tcg.a_load_loc_subsetreg(list : TAsmList; subsetsize: tcgsize; const loc: tlocation; const sreg : tsubsetregister);
  2133. begin
  2134. case loc.loc of
  2135. LOC_REFERENCE,LOC_CREFERENCE:
  2136. a_load_ref_subsetreg(list,loc.size,subsetsize,loc.reference,sreg);
  2137. LOC_REGISTER,LOC_CREGISTER:
  2138. a_load_reg_subsetreg(list,loc.size,subsetsize,loc.register,sreg);
  2139. LOC_CONSTANT:
  2140. a_load_const_subsetreg(list,subsetsize,loc.value,sreg);
  2141. LOC_SUBSETREG,LOC_CSUBSETREG:
  2142. a_load_subsetreg_subsetreg(list,loc.size,subsetsize,loc.sreg,sreg);
  2143. LOC_SUBSETREF,LOC_CSUBSETREF:
  2144. a_load_subsetref_subsetreg(list,loc.size,subsetsize,loc.sref,sreg);
  2145. else
  2146. internalerror(2006052310);
  2147. end;
  2148. end;
  2149. procedure tcg.a_load_subsetreg_loc(list: TAsmlist; subsetsize: tcgsize; const sreg: tsubsetregister; const loc: tlocation);
  2150. begin
  2151. case loc.loc of
  2152. LOC_REFERENCE,LOC_CREFERENCE:
  2153. a_load_subsetreg_ref(list,subsetsize,loc.size,sreg,loc.reference);
  2154. LOC_REGISTER,LOC_CREGISTER:
  2155. a_load_subsetreg_reg(list,subsetsize,loc.size,sreg,loc.register);
  2156. LOC_SUBSETREG,LOC_CSUBSETREG:
  2157. a_load_subsetreg_subsetreg(list,subsetsize,loc.size,sreg,loc.sreg);
  2158. LOC_SUBSETREF,LOC_CSUBSETREF:
  2159. a_load_subsetreg_subsetref(list,subsetsize,loc.size,sreg,loc.sref);
  2160. else
  2161. internalerror(2006051510);
  2162. end;
  2163. end;
  2164. procedure tcg.optimize_op_const(var op: topcg; var a : aint);
  2165. var
  2166. powerval : longint;
  2167. begin
  2168. case op of
  2169. OP_OR :
  2170. begin
  2171. { or with zero returns same result }
  2172. if a = 0 then
  2173. op:=OP_NONE
  2174. else
  2175. { or with max returns max }
  2176. if a = -1 then
  2177. op:=OP_MOVE;
  2178. end;
  2179. OP_AND :
  2180. begin
  2181. { and with max returns same result }
  2182. if (a = -1) then
  2183. op:=OP_NONE
  2184. else
  2185. { and with 0 returns 0 }
  2186. if a=0 then
  2187. op:=OP_MOVE;
  2188. end;
  2189. OP_DIV :
  2190. begin
  2191. { division by 1 returns result }
  2192. if a = 1 then
  2193. op:=OP_NONE
  2194. else if ispowerof2(int64(a), powerval) and not(cs_check_overflow in current_settings.localswitches) then
  2195. begin
  2196. a := powerval;
  2197. op:= OP_SHR;
  2198. end;
  2199. end;
  2200. OP_IDIV:
  2201. begin
  2202. if a = 1 then
  2203. op:=OP_NONE;
  2204. end;
  2205. OP_MUL,OP_IMUL:
  2206. begin
  2207. if a = 1 then
  2208. op:=OP_NONE
  2209. else
  2210. if a=0 then
  2211. op:=OP_MOVE
  2212. else if ispowerof2(int64(a), powerval) and not(cs_check_overflow in current_settings.localswitches) then
  2213. begin
  2214. a := powerval;
  2215. op:= OP_SHL;
  2216. end;
  2217. end;
  2218. OP_ADD,OP_SUB:
  2219. begin
  2220. if a = 0 then
  2221. op:=OP_NONE;
  2222. end;
  2223. OP_SAR,OP_SHL,OP_SHR,OP_ROL,OP_ROR:
  2224. begin
  2225. if a = 0 then
  2226. op:=OP_NONE;
  2227. end;
  2228. end;
  2229. end;
  2230. procedure tcg.a_loadfpu_loc_reg(list: TAsmList; tosize: tcgsize; const loc: tlocation; const reg: tregister);
  2231. begin
  2232. case loc.loc of
  2233. LOC_REFERENCE, LOC_CREFERENCE:
  2234. a_loadfpu_ref_reg(list,loc.size,tosize,loc.reference,reg);
  2235. LOC_FPUREGISTER, LOC_CFPUREGISTER:
  2236. a_loadfpu_reg_reg(list,loc.size,tosize,loc.register,reg);
  2237. else
  2238. internalerror(200203301);
  2239. end;
  2240. end;
  2241. procedure tcg.a_loadfpu_reg_loc(list: TAsmList; fromsize: tcgsize; const reg: tregister; const loc: tlocation);
  2242. begin
  2243. case loc.loc of
  2244. LOC_REFERENCE, LOC_CREFERENCE:
  2245. a_loadfpu_reg_ref(list,fromsize,loc.size,reg,loc.reference);
  2246. LOC_FPUREGISTER, LOC_CFPUREGISTER:
  2247. a_loadfpu_reg_reg(list,fromsize,loc.size,reg,loc.register);
  2248. else
  2249. internalerror(48991);
  2250. end;
  2251. end;
  2252. procedure tcg.a_loadfpu_ref_ref(list: TAsmList; fromsize, tosize: tcgsize; const ref1,ref2: treference);
  2253. var
  2254. reg: tregister;
  2255. regsize: tcgsize;
  2256. begin
  2257. if (fromsize>=tosize) then
  2258. regsize:=fromsize
  2259. else
  2260. regsize:=tosize;
  2261. reg:=getfpuregister(list,regsize);
  2262. a_loadfpu_ref_reg(list,fromsize,regsize,ref1,reg);
  2263. a_loadfpu_reg_ref(list,regsize,tosize,reg,ref2);
  2264. end;
  2265. procedure tcg.a_paramfpu_reg(list : TAsmList;size : tcgsize;const r : tregister;const cgpara : TCGPara);
  2266. var
  2267. ref : treference;
  2268. begin
  2269. case cgpara.location^.loc of
  2270. LOC_FPUREGISTER,LOC_CFPUREGISTER:
  2271. begin
  2272. cgpara.check_simple_location;
  2273. a_loadfpu_reg_reg(list,size,size,r,cgpara.location^.register);
  2274. end;
  2275. LOC_REFERENCE,LOC_CREFERENCE:
  2276. begin
  2277. cgpara.check_simple_location;
  2278. reference_reset_base(ref,cgpara.location^.reference.index,cgpara.location^.reference.offset,cgpara.alignment);
  2279. a_loadfpu_reg_ref(list,size,size,r,ref);
  2280. end;
  2281. LOC_REGISTER,LOC_CREGISTER:
  2282. begin
  2283. { paramfpu_ref does the check_simpe_location check here if necessary }
  2284. tg.GetTemp(list,TCGSize2Size[size],TCGSize2Size[size],tt_normal,ref);
  2285. a_loadfpu_reg_ref(list,size,size,r,ref);
  2286. a_paramfpu_ref(list,size,ref,cgpara);
  2287. tg.Ungettemp(list,ref);
  2288. end;
  2289. else
  2290. internalerror(2002071004);
  2291. end;
  2292. end;
  2293. procedure tcg.a_paramfpu_ref(list : TAsmList;size : tcgsize;const ref : treference;const cgpara : TCGPara);
  2294. var
  2295. href : treference;
  2296. begin
  2297. cgpara.check_simple_location;
  2298. case cgpara.location^.loc of
  2299. LOC_FPUREGISTER,LOC_CFPUREGISTER:
  2300. a_loadfpu_ref_reg(list,size,size,ref,cgpara.location^.register);
  2301. LOC_REFERENCE,LOC_CREFERENCE:
  2302. begin
  2303. reference_reset_base(href,cgpara.location^.reference.index,cgpara.location^.reference.offset,cgpara.alignment);
  2304. { concatcopy should choose the best way to copy the data }
  2305. g_concatcopy(list,ref,href,tcgsize2size[size]);
  2306. end;
  2307. else
  2308. internalerror(200402201);
  2309. end;
  2310. end;
  2311. procedure tcg.a_op_const_ref(list : TAsmList; Op: TOpCG; size: TCGSize; a: aint; const ref: TReference);
  2312. var
  2313. tmpreg : tregister;
  2314. begin
  2315. tmpreg:=getintregister(list,size);
  2316. a_load_ref_reg(list,size,size,ref,tmpreg);
  2317. a_op_const_reg(list,op,size,a,tmpreg);
  2318. a_load_reg_ref(list,size,size,tmpreg,ref);
  2319. end;
  2320. procedure tcg.a_op_const_subsetreg(list : TAsmList; Op : TOpCG; size, subsetsize : TCGSize; a : aint; const sreg: tsubsetregister);
  2321. var
  2322. tmpreg: tregister;
  2323. begin
  2324. tmpreg := getintregister(list, size);
  2325. a_load_subsetreg_reg(list,subsetsize,size,sreg,tmpreg);
  2326. a_op_const_reg(list,op,size,a,tmpreg);
  2327. a_load_reg_subsetreg(list,size,subsetsize,tmpreg,sreg);
  2328. end;
  2329. procedure tcg.a_op_const_subsetref(list : TAsmList; Op : TOpCG; size, subsetsize : TCGSize; a : aint; const sref: tsubsetreference);
  2330. var
  2331. tmpreg: tregister;
  2332. begin
  2333. tmpreg := getintregister(list, size);
  2334. a_load_subsetref_reg(list,subsetsize,size,sref,tmpreg);
  2335. a_op_const_reg(list,op,size,a,tmpreg);
  2336. a_load_reg_subsetref(list,size,subsetsize,tmpreg,sref);
  2337. end;
  2338. procedure tcg.a_op_const_loc(list : TAsmList; Op: TOpCG; a: aint; const loc: tlocation);
  2339. begin
  2340. case loc.loc of
  2341. LOC_REGISTER, LOC_CREGISTER:
  2342. a_op_const_reg(list,op,loc.size,a,loc.register);
  2343. LOC_REFERENCE, LOC_CREFERENCE:
  2344. a_op_const_ref(list,op,loc.size,a,loc.reference);
  2345. LOC_SUBSETREG, LOC_CSUBSETREG:
  2346. a_op_const_subsetreg(list,op,loc.size,loc.size,a,loc.sreg);
  2347. LOC_SUBSETREF, LOC_CSUBSETREF:
  2348. a_op_const_subsetref(list,op,loc.size,loc.size,a,loc.sref);
  2349. else
  2350. internalerror(200109061);
  2351. end;
  2352. end;
  2353. procedure tcg.a_op_reg_ref(list : TAsmList; Op: TOpCG; size: TCGSize;reg: TRegister; const ref: TReference);
  2354. var
  2355. tmpreg : tregister;
  2356. begin
  2357. tmpreg:=getintregister(list,size);
  2358. a_load_ref_reg(list,size,size,ref,tmpreg);
  2359. a_op_reg_reg(list,op,size,reg,tmpreg);
  2360. a_load_reg_ref(list,size,size,tmpreg,ref);
  2361. end;
  2362. procedure tcg.a_op_ref_reg(list : TAsmList; Op: TOpCG; size: TCGSize; const ref: TReference; reg: TRegister);
  2363. var
  2364. tmpreg: tregister;
  2365. begin
  2366. case op of
  2367. OP_NOT,OP_NEG:
  2368. { handle it as "load ref,reg; op reg" }
  2369. begin
  2370. a_load_ref_reg(list,size,size,ref,reg);
  2371. a_op_reg_reg(list,op,size,reg,reg);
  2372. end;
  2373. else
  2374. begin
  2375. tmpreg:=getintregister(list,size);
  2376. a_load_ref_reg(list,size,size,ref,tmpreg);
  2377. a_op_reg_reg(list,op,size,tmpreg,reg);
  2378. end;
  2379. end;
  2380. end;
  2381. procedure tcg.a_op_reg_subsetreg(list : TAsmList; Op : TOpCG; opsize, subsetsize : TCGSize; reg: TRegister; const sreg: tsubsetregister);
  2382. var
  2383. tmpreg: tregister;
  2384. begin
  2385. tmpreg := getintregister(list, opsize);
  2386. a_load_subsetreg_reg(list,subsetsize,opsize,sreg,tmpreg);
  2387. a_op_reg_reg(list,op,opsize,reg,tmpreg);
  2388. a_load_reg_subsetreg(list,opsize,subsetsize,tmpreg,sreg);
  2389. end;
  2390. procedure tcg.a_op_reg_subsetref(list : TAsmList; Op : TOpCG; opsize, subsetsize : TCGSize; reg: TRegister; const sref: tsubsetreference);
  2391. var
  2392. tmpreg: tregister;
  2393. begin
  2394. tmpreg := getintregister(list, opsize);
  2395. a_load_subsetref_reg(list,subsetsize,opsize,sref,tmpreg);
  2396. a_op_reg_reg(list,op,opsize,reg,tmpreg);
  2397. a_load_reg_subsetref(list,opsize,subsetsize,tmpreg,sref);
  2398. end;
  2399. procedure tcg.a_op_reg_loc(list : TAsmList; Op: TOpCG; reg: tregister; const loc: tlocation);
  2400. begin
  2401. case loc.loc of
  2402. LOC_REGISTER, LOC_CREGISTER:
  2403. a_op_reg_reg(list,op,loc.size,reg,loc.register);
  2404. LOC_REFERENCE, LOC_CREFERENCE:
  2405. a_op_reg_ref(list,op,loc.size,reg,loc.reference);
  2406. LOC_SUBSETREG, LOC_CSUBSETREG:
  2407. a_op_reg_subsetreg(list,op,loc.size,loc.size,reg,loc.sreg);
  2408. LOC_SUBSETREF, LOC_CSUBSETREF:
  2409. a_op_reg_subsetref(list,op,loc.size,loc.size,reg,loc.sref);
  2410. else
  2411. internalerror(200109061);
  2412. end;
  2413. end;
  2414. procedure tcg.a_op_ref_loc(list : TAsmList; Op: TOpCG; const ref: TReference; const loc: tlocation);
  2415. var
  2416. tmpreg: tregister;
  2417. begin
  2418. case loc.loc of
  2419. LOC_REGISTER,LOC_CREGISTER:
  2420. a_op_ref_reg(list,op,loc.size,ref,loc.register);
  2421. LOC_REFERENCE,LOC_CREFERENCE:
  2422. begin
  2423. tmpreg:=getintregister(list,loc.size);
  2424. a_load_ref_reg(list,loc.size,loc.size,ref,tmpreg);
  2425. a_op_reg_ref(list,op,loc.size,tmpreg,loc.reference);
  2426. end;
  2427. LOC_SUBSETREG, LOC_CSUBSETREG:
  2428. begin
  2429. tmpreg:=getintregister(list,loc.size);
  2430. a_load_subsetreg_reg(list,loc.size,loc.size,loc.sreg,tmpreg);
  2431. a_op_ref_reg(list,op,loc.size,ref,tmpreg);
  2432. a_load_reg_subsetreg(list,loc.size,loc.size,tmpreg,loc.sreg);
  2433. end;
  2434. LOC_SUBSETREF, LOC_CSUBSETREF:
  2435. begin
  2436. tmpreg:=getintregister(list,loc.size);
  2437. a_load_subsetreF_reg(list,loc.size,loc.size,loc.sref,tmpreg);
  2438. a_op_ref_reg(list,op,loc.size,ref,tmpreg);
  2439. a_load_reg_subsetref(list,loc.size,loc.size,tmpreg,loc.sref);
  2440. end;
  2441. else
  2442. internalerror(200109061);
  2443. end;
  2444. end;
  2445. procedure Tcg.a_op_const_reg_reg(list:TAsmList;op:Topcg;size:Tcgsize;
  2446. a:aint;src,dst:Tregister);
  2447. begin
  2448. a_load_reg_reg(list,size,size,src,dst);
  2449. a_op_const_reg(list,op,size,a,dst);
  2450. end;
  2451. procedure tcg.a_op_reg_reg_reg(list: TAsmList; op: TOpCg;
  2452. size: tcgsize; src1, src2, dst: tregister);
  2453. var
  2454. tmpreg: tregister;
  2455. begin
  2456. if (dst<>src1) then
  2457. begin
  2458. a_load_reg_reg(list,size,size,src2,dst);
  2459. a_op_reg_reg(list,op,size,src1,dst);
  2460. end
  2461. else
  2462. begin
  2463. { can we do a direct operation on the target register ? }
  2464. if op in [OP_ADD,OP_MUL,OP_AND,OP_MOVE,OP_XOR,OP_IMUL,OP_OR] then
  2465. a_op_reg_reg(list,op,size,src2,dst)
  2466. else
  2467. begin
  2468. tmpreg:=getintregister(list,size);
  2469. a_load_reg_reg(list,size,size,src2,tmpreg);
  2470. a_op_reg_reg(list,op,size,src1,tmpreg);
  2471. a_load_reg_reg(list,size,size,tmpreg,dst);
  2472. end;
  2473. end;
  2474. end;
  2475. procedure tcg.a_op_const_reg_reg_checkoverflow(list: TAsmList; op: TOpCg; size: tcgsize; a: aint; src, dst: tregister;setflags : boolean;var ovloc : tlocation);
  2476. begin
  2477. a_op_const_reg_reg(list,op,size,a,src,dst);
  2478. ovloc.loc:=LOC_VOID;
  2479. end;
  2480. procedure tcg.a_op_reg_reg_reg_checkoverflow(list: TAsmList; op: TOpCg; size: tcgsize; src1, src2, dst: tregister;setflags : boolean;var ovloc : tlocation);
  2481. begin
  2482. a_op_reg_reg_reg(list,op,size,src1,src2,dst);
  2483. ovloc.loc:=LOC_VOID;
  2484. end;
  2485. procedure tcg.a_cmp_const_ref_label(list : TAsmList;size : tcgsize;cmp_op : topcmp;a : aint;const ref : treference;
  2486. l : tasmlabel);
  2487. var
  2488. tmpreg: tregister;
  2489. begin
  2490. tmpreg:=getintregister(list,size);
  2491. a_load_ref_reg(list,size,size,ref,tmpreg);
  2492. a_cmp_const_reg_label(list,size,cmp_op,a,tmpreg,l);
  2493. end;
  2494. procedure tcg.a_cmp_const_loc_label(list : TAsmList;size : tcgsize;cmp_op : topcmp;a : aint;const loc : tlocation;
  2495. l : tasmlabel);
  2496. var
  2497. tmpreg : tregister;
  2498. begin
  2499. case loc.loc of
  2500. LOC_REGISTER,LOC_CREGISTER:
  2501. a_cmp_const_reg_label(list,size,cmp_op,a,loc.register,l);
  2502. LOC_REFERENCE,LOC_CREFERENCE:
  2503. a_cmp_const_ref_label(list,size,cmp_op,a,loc.reference,l);
  2504. LOC_SUBSETREG, LOC_CSUBSETREG:
  2505. begin
  2506. tmpreg:=getintregister(list,size);
  2507. a_load_subsetreg_reg(list,loc.size,size,loc.sreg,tmpreg);
  2508. a_cmp_const_reg_label(list,size,cmp_op,a,tmpreg,l);
  2509. end;
  2510. LOC_SUBSETREF, LOC_CSUBSETREF:
  2511. begin
  2512. tmpreg:=getintregister(list,size);
  2513. a_load_subsetref_reg(list,loc.size,size,loc.sref,tmpreg);
  2514. a_cmp_const_reg_label(list,size,cmp_op,a,tmpreg,l);
  2515. end;
  2516. else
  2517. internalerror(200109061);
  2518. end;
  2519. end;
  2520. procedure tcg.a_cmp_ref_reg_label(list : TAsmList;size : tcgsize;cmp_op : topcmp; const ref: treference; reg : tregister; l : tasmlabel);
  2521. var
  2522. tmpreg: tregister;
  2523. begin
  2524. tmpreg:=getintregister(list,size);
  2525. a_load_ref_reg(list,size,size,ref,tmpreg);
  2526. a_cmp_reg_reg_label(list,size,cmp_op,tmpreg,reg,l);
  2527. end;
  2528. procedure tcg.a_cmp_reg_ref_label(list : TAsmList;size : tcgsize;cmp_op : topcmp; reg : tregister; const ref: treference; l : tasmlabel);
  2529. var
  2530. tmpreg: tregister;
  2531. begin
  2532. tmpreg:=getintregister(list,size);
  2533. a_load_ref_reg(list,size,size,ref,tmpreg);
  2534. a_cmp_reg_reg_label(list,size,cmp_op,reg,tmpreg,l);
  2535. end;
  2536. procedure tcg.a_cmp_reg_loc_label(list : TAsmList;size : tcgsize;cmp_op : topcmp; reg: tregister; const loc: tlocation; l : tasmlabel);
  2537. begin
  2538. a_cmp_loc_reg_label(list,size,swap_opcmp(cmp_op),loc,reg,l);
  2539. end;
  2540. procedure tcg.a_cmp_loc_reg_label(list : TAsmList;size : tcgsize;cmp_op : topcmp; const loc: tlocation; reg : tregister; l : tasmlabel);
  2541. begin
  2542. case loc.loc of
  2543. LOC_REGISTER,
  2544. LOC_CREGISTER:
  2545. a_cmp_reg_reg_label(list,size,cmp_op,loc.register,reg,l);
  2546. LOC_REFERENCE,
  2547. LOC_CREFERENCE :
  2548. a_cmp_ref_reg_label(list,size,cmp_op,loc.reference,reg,l);
  2549. LOC_CONSTANT:
  2550. a_cmp_const_reg_label(list,size,cmp_op,loc.value,reg,l);
  2551. LOC_SUBSETREG,
  2552. LOC_CSUBSETREG:
  2553. a_cmp_subsetreg_reg_label(list,loc.size,size,cmp_op,loc.sreg,reg,l);
  2554. LOC_SUBSETREF,
  2555. LOC_CSUBSETREF:
  2556. a_cmp_subsetref_reg_label(list,loc.size,size,cmp_op,loc.sref,reg,l);
  2557. else
  2558. internalerror(200203231);
  2559. end;
  2560. end;
  2561. procedure tcg.a_cmp_subsetreg_reg_label(list : TAsmList; subsetsize : tcgsize; cmpsize : tcgsize; cmp_op : topcmp; const sreg: tsubsetregister; reg : tregister; l : tasmlabel);
  2562. var
  2563. tmpreg: tregister;
  2564. begin
  2565. tmpreg:=getintregister(list, cmpsize);
  2566. a_load_subsetreg_reg(list,subsetsize,cmpsize,sreg,tmpreg);
  2567. a_cmp_reg_reg_label(list,cmpsize,cmp_op,tmpreg,reg,l);
  2568. end;
  2569. procedure tcg.a_cmp_subsetref_reg_label(list : TAsmList; subsetsize, cmpsize : tcgsize; cmp_op : topcmp; const sref: tsubsetreference; reg : tregister; l : tasmlabel);
  2570. var
  2571. tmpreg: tregister;
  2572. begin
  2573. tmpreg:=getintregister(list, cmpsize);
  2574. a_load_subsetref_reg(list,subsetsize,cmpsize,sref,tmpreg);
  2575. a_cmp_reg_reg_label(list,cmpsize,cmp_op,tmpreg,reg,l);
  2576. end;
  2577. procedure tcg.a_cmp_ref_loc_label(list : TAsmList;size : tcgsize;cmp_op : topcmp;const ref: treference;const loc : tlocation;
  2578. l : tasmlabel);
  2579. var
  2580. tmpreg: tregister;
  2581. begin
  2582. case loc.loc of
  2583. LOC_REGISTER,LOC_CREGISTER:
  2584. a_cmp_ref_reg_label(list,size,cmp_op,ref,loc.register,l);
  2585. LOC_REFERENCE,LOC_CREFERENCE:
  2586. begin
  2587. tmpreg:=getintregister(list,size);
  2588. a_load_ref_reg(list,size,size,loc.reference,tmpreg);
  2589. a_cmp_ref_reg_label(list,size,cmp_op,ref,tmpreg,l);
  2590. end;
  2591. LOC_SUBSETREG, LOC_CSUBSETREG:
  2592. begin
  2593. tmpreg:=getintregister(list, size);
  2594. a_load_ref_reg(list,size,size,loc.reference,tmpreg);
  2595. a_cmp_subsetreg_reg_label(list,loc.size,size,swap_opcmp(cmp_op),loc.sreg,tmpreg,l);
  2596. end;
  2597. LOC_SUBSETREF, LOC_CSUBSETREF:
  2598. begin
  2599. tmpreg:=getintregister(list, size);
  2600. a_load_ref_reg(list,size,size,loc.reference,tmpreg);
  2601. a_cmp_subsetref_reg_label(list,loc.size,size,swap_opcmp(cmp_op),loc.sref,tmpreg,l);
  2602. end;
  2603. else
  2604. internalerror(200109061);
  2605. end;
  2606. end;
  2607. procedure tcg.a_loadmm_loc_reg(list: TAsmList; size: tcgsize; const loc: tlocation; const reg: tregister;shuffle : pmmshuffle);
  2608. begin
  2609. case loc.loc of
  2610. LOC_MMREGISTER,LOC_CMMREGISTER:
  2611. a_loadmm_reg_reg(list,loc.size,size,loc.register,reg,shuffle);
  2612. LOC_REFERENCE,LOC_CREFERENCE:
  2613. a_loadmm_ref_reg(list,loc.size,size,loc.reference,reg,shuffle);
  2614. LOC_REGISTER,LOC_CREGISTER:
  2615. a_loadmm_intreg_reg(list,loc.size,size,loc.register,reg,shuffle);
  2616. else
  2617. internalerror(200310121);
  2618. end;
  2619. end;
  2620. procedure tcg.a_loadmm_reg_loc(list: TAsmList; size: tcgsize; const reg: tregister; const loc: tlocation;shuffle : pmmshuffle);
  2621. begin
  2622. case loc.loc of
  2623. LOC_MMREGISTER,LOC_CMMREGISTER:
  2624. a_loadmm_reg_reg(list,size,loc.size,reg,loc.register,shuffle);
  2625. LOC_REFERENCE,LOC_CREFERENCE:
  2626. a_loadmm_reg_ref(list,size,loc.size,reg,loc.reference,shuffle);
  2627. else
  2628. internalerror(200310122);
  2629. end;
  2630. end;
  2631. procedure tcg.a_parammm_reg(list: TAsmList; size: tcgsize; reg: tregister;const cgpara : TCGPara;shuffle : pmmshuffle);
  2632. var
  2633. href : treference;
  2634. {$ifndef cpu64bitalu}
  2635. tmpreg : tregister;
  2636. reg64 : tregister64;
  2637. {$endif not cpu64bitalu}
  2638. begin
  2639. {$ifndef cpu64bitalu}
  2640. if not(cgpara.location^.loc in [LOC_REGISTER,LOC_CREGISTER]) or
  2641. (size<>OS_F64) then
  2642. {$endif not cpu64bitalu}
  2643. cgpara.check_simple_location;
  2644. case cgpara.location^.loc of
  2645. LOC_MMREGISTER,LOC_CMMREGISTER:
  2646. a_loadmm_reg_reg(list,size,cgpara.location^.size,reg,cgpara.location^.register,shuffle);
  2647. LOC_REFERENCE,LOC_CREFERENCE:
  2648. begin
  2649. reference_reset_base(href,cgpara.location^.reference.index,cgpara.location^.reference.offset,cgpara.alignment);
  2650. a_loadmm_reg_ref(list,size,cgpara.location^.size,reg,href,shuffle);
  2651. end;
  2652. LOC_REGISTER,LOC_CREGISTER:
  2653. begin
  2654. if assigned(shuffle) and
  2655. not shufflescalar(shuffle) then
  2656. internalerror(2009112510);
  2657. {$ifndef cpu64bitalu}
  2658. if (size=OS_F64) then
  2659. begin
  2660. if not assigned(cgpara.location^.next) or
  2661. assigned(cgpara.location^.next^.next) then
  2662. internalerror(2009112512);
  2663. case cgpara.location^.next^.loc of
  2664. LOC_REGISTER,LOC_CREGISTER:
  2665. tmpreg:=cgpara.location^.next^.register;
  2666. LOC_REFERENCE,LOC_CREFERENCE:
  2667. tmpreg:=getintregister(list,OS_32);
  2668. else
  2669. internalerror(2009112910);
  2670. end;
  2671. if (target_info.endian=ENDIAN_BIG) then
  2672. begin
  2673. { paraloc^ -> high
  2674. paraloc^.next -> low }
  2675. reg64.reghi:=cgpara.location^.register;
  2676. reg64.reglo:=tmpreg;
  2677. end
  2678. else
  2679. begin
  2680. { paraloc^ -> low
  2681. paraloc^.next -> high }
  2682. reg64.reglo:=cgpara.location^.register;
  2683. reg64.reghi:=tmpreg;
  2684. end;
  2685. cg64.a_loadmm_reg_intreg64(list,size,reg,reg64);
  2686. if (cgpara.location^.next^.loc in [LOC_REFERENCE,LOC_CREFERENCE]) then
  2687. begin
  2688. if not(cgpara.location^.next^.size in [OS_32,OS_S32]) then
  2689. internalerror(2009112911);
  2690. reference_reset_base(href,cgpara.location^.next^.reference.index,cgpara.location^.next^.reference.offset,cgpara.alignment);
  2691. a_load_reg_ref(list,OS_32,cgpara.location^.next^.size,tmpreg,href);
  2692. end;
  2693. end
  2694. else
  2695. {$endif not cpu64bitalu}
  2696. a_loadmm_reg_intreg(list,size,cgpara.location^.size,reg,cgpara.location^.register,mms_movescalar);
  2697. end
  2698. else
  2699. internalerror(200310123);
  2700. end;
  2701. end;
  2702. procedure tcg.a_parammm_ref(list: TAsmList; size: tcgsize;const ref: treference;const cgpara : TCGPara;shuffle : pmmshuffle);
  2703. var
  2704. hr : tregister;
  2705. hs : tmmshuffle;
  2706. begin
  2707. cgpara.check_simple_location;
  2708. hr:=getmmregister(list,cgpara.location^.size);
  2709. a_loadmm_ref_reg(list,size,cgpara.location^.size,ref,hr,shuffle);
  2710. if realshuffle(shuffle) then
  2711. begin
  2712. hs:=shuffle^;
  2713. removeshuffles(hs);
  2714. a_parammm_reg(list,cgpara.location^.size,hr,cgpara,@hs);
  2715. end
  2716. else
  2717. a_parammm_reg(list,cgpara.location^.size,hr,cgpara,shuffle);
  2718. end;
  2719. procedure tcg.a_parammm_loc(list: TAsmList;const loc: tlocation; const cgpara : TCGPara;shuffle : pmmshuffle);
  2720. begin
  2721. case loc.loc of
  2722. LOC_MMREGISTER,LOC_CMMREGISTER:
  2723. a_parammm_reg(list,loc.size,loc.register,cgpara,shuffle);
  2724. LOC_REFERENCE,LOC_CREFERENCE:
  2725. a_parammm_ref(list,loc.size,loc.reference,cgpara,shuffle);
  2726. else
  2727. internalerror(200310123);
  2728. end;
  2729. end;
  2730. procedure tcg.a_opmm_ref_reg(list: TAsmList; Op: TOpCG; size : tcgsize;const ref: treference; reg: tregister;shuffle : pmmshuffle);
  2731. var
  2732. hr : tregister;
  2733. hs : tmmshuffle;
  2734. begin
  2735. hr:=getmmregister(list,size);
  2736. a_loadmm_ref_reg(list,size,size,ref,hr,shuffle);
  2737. if realshuffle(shuffle) then
  2738. begin
  2739. hs:=shuffle^;
  2740. removeshuffles(hs);
  2741. a_opmm_reg_reg(list,op,size,hr,reg,@hs);
  2742. end
  2743. else
  2744. a_opmm_reg_reg(list,op,size,hr,reg,shuffle);
  2745. end;
  2746. procedure tcg.a_opmm_reg_ref(list: TAsmList; Op: TOpCG; size : tcgsize;reg: tregister; const ref: treference; shuffle : pmmshuffle);
  2747. var
  2748. hr : tregister;
  2749. hs : tmmshuffle;
  2750. begin
  2751. hr:=getmmregister(list,size);
  2752. a_loadmm_ref_reg(list,size,size,ref,hr,shuffle);
  2753. if realshuffle(shuffle) then
  2754. begin
  2755. hs:=shuffle^;
  2756. removeshuffles(hs);
  2757. a_opmm_reg_reg(list,op,size,reg,hr,@hs);
  2758. a_loadmm_reg_ref(list,size,size,hr,ref,@hs);
  2759. end
  2760. else
  2761. begin
  2762. a_opmm_reg_reg(list,op,size,reg,hr,shuffle);
  2763. a_loadmm_reg_ref(list,size,size,hr,ref,shuffle);
  2764. end;
  2765. end;
  2766. procedure tcg.a_loadmm_intreg_reg(list: tasmlist; fromsize,tosize: tcgsize; intreg,mmreg: tregister; shuffle: pmmshuffle);
  2767. var
  2768. tmpref: treference;
  2769. begin
  2770. if (tcgsize2size[fromsize]<>4) or
  2771. (tcgsize2size[tosize]<>4) then
  2772. internalerror(2009112503);
  2773. tg.gettemp(list,4,4,tt_normal,tmpref);
  2774. a_load_reg_ref(list,fromsize,fromsize,intreg,tmpref);
  2775. a_loadmm_ref_reg(list,tosize,tosize,tmpref,mmreg,shuffle);
  2776. tg.ungettemp(list,tmpref);
  2777. end;
  2778. procedure tcg.a_loadmm_reg_intreg(list: tasmlist; fromsize,tosize: tcgsize; mmreg,intreg: tregister; shuffle: pmmshuffle);
  2779. var
  2780. tmpref: treference;
  2781. begin
  2782. if (tcgsize2size[fromsize]<>4) or
  2783. (tcgsize2size[tosize]<>4) then
  2784. internalerror(2009112504);
  2785. tg.gettemp(list,8,8,tt_normal,tmpref);
  2786. cg.a_loadmm_reg_ref(list,fromsize,fromsize,mmreg,tmpref,shuffle);
  2787. a_load_ref_reg(list,tosize,tosize,tmpref,intreg);
  2788. tg.ungettemp(list,tmpref);
  2789. end;
  2790. procedure tcg.a_opmm_loc_reg(list: TAsmList; Op: TOpCG; size : tcgsize;const loc: tlocation; reg: tregister;shuffle : pmmshuffle);
  2791. begin
  2792. case loc.loc of
  2793. LOC_CMMREGISTER,LOC_MMREGISTER:
  2794. a_opmm_reg_reg(list,op,size,loc.register,reg,shuffle);
  2795. LOC_CREFERENCE,LOC_REFERENCE:
  2796. a_opmm_ref_reg(list,op,size,loc.reference,reg,shuffle);
  2797. else
  2798. internalerror(200312232);
  2799. end;
  2800. end;
  2801. procedure tcg.g_concatcopy_unaligned(list : TAsmList;const source,dest : treference;len : aint);
  2802. begin
  2803. g_concatcopy(list,source,dest,len);
  2804. end;
  2805. procedure tcg.g_copyshortstring(list : TAsmList;const source,dest : treference;len:byte);
  2806. var
  2807. cgpara1,cgpara2,cgpara3 : TCGPara;
  2808. begin
  2809. cgpara1.init;
  2810. cgpara2.init;
  2811. cgpara3.init;
  2812. paramanager.getintparaloc(pocall_default,1,cgpara1);
  2813. paramanager.getintparaloc(pocall_default,2,cgpara2);
  2814. paramanager.getintparaloc(pocall_default,3,cgpara3);
  2815. paramanager.allocparaloc(list,cgpara3);
  2816. a_paramaddr_ref(list,dest,cgpara3);
  2817. paramanager.allocparaloc(list,cgpara2);
  2818. a_paramaddr_ref(list,source,cgpara2);
  2819. paramanager.allocparaloc(list,cgpara1);
  2820. a_param_const(list,OS_INT,len,cgpara1);
  2821. paramanager.freeparaloc(list,cgpara3);
  2822. paramanager.freeparaloc(list,cgpara2);
  2823. paramanager.freeparaloc(list,cgpara1);
  2824. allocallcpuregisters(list);
  2825. a_call_name(list,'FPC_SHORTSTR_ASSIGN',false);
  2826. deallocallcpuregisters(list);
  2827. cgpara3.done;
  2828. cgpara2.done;
  2829. cgpara1.done;
  2830. end;
  2831. procedure tcg.g_copyvariant(list : TAsmList;const source,dest : treference);
  2832. var
  2833. cgpara1,cgpara2 : TCGPara;
  2834. begin
  2835. cgpara1.init;
  2836. cgpara2.init;
  2837. paramanager.getintparaloc(pocall_default,1,cgpara1);
  2838. paramanager.getintparaloc(pocall_default,2,cgpara2);
  2839. paramanager.allocparaloc(list,cgpara2);
  2840. a_paramaddr_ref(list,dest,cgpara2);
  2841. paramanager.allocparaloc(list,cgpara1);
  2842. a_paramaddr_ref(list,source,cgpara1);
  2843. paramanager.freeparaloc(list,cgpara2);
  2844. paramanager.freeparaloc(list,cgpara1);
  2845. allocallcpuregisters(list);
  2846. a_call_name(list,'FPC_VARIANT_COPY_OVERWRITE',false);
  2847. deallocallcpuregisters(list);
  2848. cgpara2.done;
  2849. cgpara1.done;
  2850. end;
  2851. procedure tcg.g_incrrefcount(list : TAsmList;t: tdef; const ref: treference);
  2852. var
  2853. href : treference;
  2854. incrfunc : string;
  2855. cgpara1,cgpara2 : TCGPara;
  2856. begin
  2857. cgpara1.init;
  2858. cgpara2.init;
  2859. paramanager.getintparaloc(pocall_default,1,cgpara1);
  2860. paramanager.getintparaloc(pocall_default,2,cgpara2);
  2861. if is_interfacecom(t) then
  2862. incrfunc:='FPC_INTF_INCR_REF'
  2863. else if is_ansistring(t) then
  2864. incrfunc:='FPC_ANSISTR_INCR_REF'
  2865. else if is_widestring(t) then
  2866. incrfunc:='FPC_WIDESTR_INCR_REF'
  2867. else if is_unicodestring(t) then
  2868. incrfunc:='FPC_UNICODESTR_INCR_REF'
  2869. else if is_dynamic_array(t) then
  2870. incrfunc:='FPC_DYNARRAY_INCR_REF'
  2871. else
  2872. incrfunc:='';
  2873. { call the special incr function or the generic addref }
  2874. if incrfunc<>'' then
  2875. begin
  2876. paramanager.allocparaloc(list,cgpara1);
  2877. { widestrings aren't ref. counted on all platforms so we need the address
  2878. to create a real copy }
  2879. if is_widestring(t) then
  2880. a_paramaddr_ref(list,ref,cgpara1)
  2881. else
  2882. { these functions get the pointer by value }
  2883. a_param_ref(list,OS_ADDR,ref,cgpara1);
  2884. paramanager.freeparaloc(list,cgpara1);
  2885. allocallcpuregisters(list);
  2886. a_call_name(list,incrfunc,false);
  2887. deallocallcpuregisters(list);
  2888. end
  2889. else
  2890. begin
  2891. reference_reset_symbol(href,RTTIWriter.get_rtti_label(t,initrtti),0,sizeof(pint));
  2892. paramanager.allocparaloc(list,cgpara2);
  2893. a_paramaddr_ref(list,href,cgpara2);
  2894. paramanager.allocparaloc(list,cgpara1);
  2895. a_paramaddr_ref(list,ref,cgpara1);
  2896. paramanager.freeparaloc(list,cgpara1);
  2897. paramanager.freeparaloc(list,cgpara2);
  2898. allocallcpuregisters(list);
  2899. a_call_name(list,'FPC_ADDREF',false);
  2900. deallocallcpuregisters(list);
  2901. end;
  2902. cgpara2.done;
  2903. cgpara1.done;
  2904. end;
  2905. procedure tcg.g_decrrefcount(list : TAsmList;t: tdef; const ref: treference);
  2906. var
  2907. href : treference;
  2908. decrfunc : string;
  2909. needrtti : boolean;
  2910. cgpara1,cgpara2 : TCGPara;
  2911. tempreg1,tempreg2 : TRegister;
  2912. begin
  2913. cgpara1.init;
  2914. cgpara2.init;
  2915. paramanager.getintparaloc(pocall_default,1,cgpara1);
  2916. paramanager.getintparaloc(pocall_default,2,cgpara2);
  2917. needrtti:=false;
  2918. if is_interfacecom(t) then
  2919. decrfunc:='FPC_INTF_DECR_REF'
  2920. else if is_ansistring(t) then
  2921. decrfunc:='FPC_ANSISTR_DECR_REF'
  2922. else if is_widestring(t) then
  2923. decrfunc:='FPC_WIDESTR_DECR_REF'
  2924. else if is_unicodestring(t) then
  2925. decrfunc:='FPC_UNICODESTR_DECR_REF'
  2926. else if is_dynamic_array(t) then
  2927. begin
  2928. decrfunc:='FPC_DYNARRAY_DECR_REF';
  2929. needrtti:=true;
  2930. end
  2931. else
  2932. decrfunc:='';
  2933. { call the special decr function or the generic decref }
  2934. if decrfunc<>'' then
  2935. begin
  2936. if needrtti then
  2937. begin
  2938. reference_reset_symbol(href,RTTIWriter.get_rtti_label(t,initrtti),0,sizeof(pint));
  2939. tempreg2:=getaddressregister(list);
  2940. a_loadaddr_ref_reg(list,href,tempreg2);
  2941. end;
  2942. tempreg1:=getaddressregister(list);
  2943. a_loadaddr_ref_reg(list,ref,tempreg1);
  2944. if needrtti then
  2945. begin
  2946. paramanager.allocparaloc(list,cgpara2);
  2947. a_param_reg(list,OS_ADDR,tempreg2,cgpara2);
  2948. paramanager.freeparaloc(list,cgpara2);
  2949. end;
  2950. paramanager.allocparaloc(list,cgpara1);
  2951. a_param_reg(list,OS_ADDR,tempreg1,cgpara1);
  2952. paramanager.freeparaloc(list,cgpara1);
  2953. allocallcpuregisters(list);
  2954. a_call_name(list,decrfunc,false);
  2955. deallocallcpuregisters(list);
  2956. end
  2957. else
  2958. begin
  2959. reference_reset_symbol(href,RTTIWriter.get_rtti_label(t,initrtti),0,sizeof(pint));
  2960. paramanager.allocparaloc(list,cgpara2);
  2961. a_paramaddr_ref(list,href,cgpara2);
  2962. paramanager.allocparaloc(list,cgpara1);
  2963. a_paramaddr_ref(list,ref,cgpara1);
  2964. paramanager.freeparaloc(list,cgpara1);
  2965. paramanager.freeparaloc(list,cgpara2);
  2966. allocallcpuregisters(list);
  2967. a_call_name(list,'FPC_DECREF',false);
  2968. deallocallcpuregisters(list);
  2969. end;
  2970. cgpara2.done;
  2971. cgpara1.done;
  2972. end;
  2973. procedure tcg.g_initialize(list : TAsmList;t : tdef;const ref : treference);
  2974. var
  2975. href : treference;
  2976. cgpara1,cgpara2 : TCGPara;
  2977. begin
  2978. cgpara1.init;
  2979. cgpara2.init;
  2980. paramanager.getintparaloc(pocall_default,1,cgpara1);
  2981. paramanager.getintparaloc(pocall_default,2,cgpara2);
  2982. if is_ansistring(t) or
  2983. is_widestring(t) or
  2984. is_unicodestring(t) or
  2985. is_interfacecom(t) or
  2986. is_dynamic_array(t) then
  2987. a_load_const_ref(list,OS_ADDR,0,ref)
  2988. else
  2989. begin
  2990. reference_reset_symbol(href,RTTIWriter.get_rtti_label(t,initrtti),0,sizeof(pint));
  2991. paramanager.allocparaloc(list,cgpara2);
  2992. a_paramaddr_ref(list,href,cgpara2);
  2993. paramanager.allocparaloc(list,cgpara1);
  2994. a_paramaddr_ref(list,ref,cgpara1);
  2995. paramanager.freeparaloc(list,cgpara1);
  2996. paramanager.freeparaloc(list,cgpara2);
  2997. allocallcpuregisters(list);
  2998. a_call_name(list,'FPC_INITIALIZE',false);
  2999. deallocallcpuregisters(list);
  3000. end;
  3001. cgpara1.done;
  3002. cgpara2.done;
  3003. end;
  3004. procedure tcg.g_finalize(list : TAsmList;t : tdef;const ref : treference);
  3005. var
  3006. href : treference;
  3007. cgpara1,cgpara2 : TCGPara;
  3008. begin
  3009. cgpara1.init;
  3010. cgpara2.init;
  3011. paramanager.getintparaloc(pocall_default,1,cgpara1);
  3012. paramanager.getintparaloc(pocall_default,2,cgpara2);
  3013. if is_ansistring(t) or
  3014. is_widestring(t) or
  3015. is_unicodestring(t) or
  3016. is_interfacecom(t) then
  3017. begin
  3018. g_decrrefcount(list,t,ref);
  3019. a_load_const_ref(list,OS_ADDR,0,ref);
  3020. end
  3021. else
  3022. begin
  3023. reference_reset_symbol(href,RTTIWriter.get_rtti_label(t,initrtti),0,sizeof(pint));
  3024. paramanager.allocparaloc(list,cgpara2);
  3025. a_paramaddr_ref(list,href,cgpara2);
  3026. paramanager.allocparaloc(list,cgpara1);
  3027. a_paramaddr_ref(list,ref,cgpara1);
  3028. paramanager.freeparaloc(list,cgpara1);
  3029. paramanager.freeparaloc(list,cgpara2);
  3030. allocallcpuregisters(list);
  3031. a_call_name(list,'FPC_FINALIZE',false);
  3032. deallocallcpuregisters(list);
  3033. end;
  3034. cgpara1.done;
  3035. cgpara2.done;
  3036. end;
  3037. procedure tcg.g_rangecheck(list: TAsmList; const l:tlocation;fromdef,todef: tdef);
  3038. { generate range checking code for the value at location p. The type }
  3039. { type used is checked against todefs ranges. fromdef (p.resultdef) }
  3040. { is the original type used at that location. When both defs are equal }
  3041. { the check is also insert (needed for succ,pref,inc,dec) }
  3042. const
  3043. aintmax=high(aint);
  3044. var
  3045. neglabel : tasmlabel;
  3046. hreg : tregister;
  3047. lto,hto,
  3048. lfrom,hfrom : TConstExprInt;
  3049. fromsize, tosize: cardinal;
  3050. from_signed, to_signed: boolean;
  3051. begin
  3052. { range checking on and range checkable value? }
  3053. if not(cs_check_range in current_settings.localswitches) or
  3054. not(fromdef.typ in [orddef,enumdef]) or
  3055. { C-style booleans can't really fail range checks, }
  3056. { all values are always valid }
  3057. is_cbool(todef) then
  3058. exit;
  3059. {$ifndef cpu64bitalu}
  3060. { handle 64bit rangechecks separate for 32bit processors }
  3061. if is_64bit(fromdef) or is_64bit(todef) then
  3062. begin
  3063. cg64.g_rangecheck64(list,l,fromdef,todef);
  3064. exit;
  3065. end;
  3066. {$endif cpu64bitalu}
  3067. { only check when assigning to scalar, subranges are different, }
  3068. { when todef=fromdef then the check is always generated }
  3069. getrange(fromdef,lfrom,hfrom);
  3070. getrange(todef,lto,hto);
  3071. from_signed := is_signed(fromdef);
  3072. to_signed := is_signed(todef);
  3073. { check the rangedef of the array, not the array itself }
  3074. { (only change now, since getrange needs the arraydef) }
  3075. if (todef.typ = arraydef) then
  3076. todef := tarraydef(todef).rangedef;
  3077. { no range check if from and to are equal and are both longint/dword }
  3078. { (if we have a 32bit processor) or int64/qword, since such }
  3079. { operations can at most cause overflows (JM) }
  3080. { Note that these checks are mostly processor independent, they only }
  3081. { have to be changed once we introduce 64bit subrange types }
  3082. {$ifdef cpu64bitalu}
  3083. if (fromdef = todef) and
  3084. (fromdef.typ=orddef) and
  3085. (((((torddef(fromdef).ordtype = s64bit) and
  3086. (lfrom = low(int64)) and
  3087. (hfrom = high(int64))) or
  3088. ((torddef(fromdef).ordtype = u64bit) and
  3089. (lfrom = low(qword)) and
  3090. (hfrom = high(qword))) or
  3091. ((torddef(fromdef).ordtype = scurrency) and
  3092. (lfrom = low(int64)) and
  3093. (hfrom = high(int64)))))) then
  3094. exit;
  3095. {$else cpu64bitalu}
  3096. if (fromdef = todef) and
  3097. (fromdef.typ=orddef) and
  3098. (((((torddef(fromdef).ordtype = s32bit) and
  3099. (lfrom = int64(low(longint))) and
  3100. (hfrom = int64(high(longint)))) or
  3101. ((torddef(fromdef).ordtype = u32bit) and
  3102. (lfrom = low(cardinal)) and
  3103. (hfrom = high(cardinal)))))) then
  3104. exit;
  3105. {$endif cpu64bitalu}
  3106. { optimize some range checks away in safe cases }
  3107. fromsize := fromdef.size;
  3108. tosize := todef.size;
  3109. if ((from_signed = to_signed) or
  3110. (not from_signed)) and
  3111. (lto<=lfrom) and (hto>=hfrom) and
  3112. (fromsize <= tosize) then
  3113. begin
  3114. { if fromsize < tosize, and both have the same signed-ness or }
  3115. { fromdef is unsigned, then all bit patterns from fromdef are }
  3116. { valid for todef as well }
  3117. if (fromsize < tosize) then
  3118. exit;
  3119. if (fromsize = tosize) and
  3120. (from_signed = to_signed) then
  3121. { only optimize away if all bit patterns which fit in fromsize }
  3122. { are valid for the todef }
  3123. begin
  3124. {$ifopt Q+}
  3125. {$define overflowon}
  3126. {$Q-}
  3127. {$endif}
  3128. {$ifopt R+}
  3129. {$define rangeon}
  3130. {$R-}
  3131. {$endif}
  3132. if to_signed then
  3133. begin
  3134. { calculation of the low/high ranges must not overflow 64 bit
  3135. otherwise we end up comparing with zero for 64 bit data types on
  3136. 64 bit processors }
  3137. if (lto = (int64(-1) << (tosize * 8 - 1))) and
  3138. (hto = (-((int64(-1) << (tosize * 8 - 1))+1))) then
  3139. exit
  3140. end
  3141. else
  3142. begin
  3143. { calculation of the low/high ranges must not overflow 64 bit
  3144. otherwise we end up having all zeros for 64 bit data types on
  3145. 64 bit processors }
  3146. if (lto = 0) and
  3147. (qword(hto) = (qword(-1) >> (64-(tosize * 8))) ) then
  3148. exit
  3149. end;
  3150. {$ifdef overflowon}
  3151. {$Q+}
  3152. {$undef overflowon}
  3153. {$endif}
  3154. {$ifdef rangeon}
  3155. {$R+}
  3156. {$undef rangeon}
  3157. {$endif}
  3158. end
  3159. end;
  3160. { generate the rangecheck code for the def where we are going to }
  3161. { store the result }
  3162. { use the trick that }
  3163. { a <= x <= b <=> 0 <= x-a <= b-a <=> unsigned(x-a) <= unsigned(b-a) }
  3164. { To be able to do that, we have to make sure however that either }
  3165. { fromdef and todef are both signed or unsigned, or that we leave }
  3166. { the parts < 0 and > maxlongint out }
  3167. if from_signed xor to_signed then
  3168. begin
  3169. if from_signed then
  3170. { from is signed, to is unsigned }
  3171. begin
  3172. { if high(from) < 0 -> always range error }
  3173. if (hfrom < 0) or
  3174. { if low(to) > maxlongint also range error }
  3175. (lto > aintmax) then
  3176. begin
  3177. a_call_name(list,'FPC_RANGEERROR',false);
  3178. exit
  3179. end;
  3180. { from is signed and to is unsigned -> when looking at to }
  3181. { as an signed value, it must be < maxaint (otherwise }
  3182. { it will become negative, which is invalid since "to" is unsigned) }
  3183. if hto > aintmax then
  3184. hto := aintmax;
  3185. end
  3186. else
  3187. { from is unsigned, to is signed }
  3188. begin
  3189. if (lfrom > aintmax) or
  3190. (hto < 0) then
  3191. begin
  3192. a_call_name(list,'FPC_RANGEERROR',false);
  3193. exit
  3194. end;
  3195. { from is unsigned and to is signed -> when looking at to }
  3196. { as an unsigned value, it must be >= 0 (since negative }
  3197. { values are the same as values > maxlongint) }
  3198. if lto < 0 then
  3199. lto := 0;
  3200. end;
  3201. end;
  3202. hreg:=getintregister(list,OS_INT);
  3203. a_load_loc_reg(list,OS_INT,l,hreg);
  3204. a_op_const_reg(list,OP_SUB,OS_INT,aint(int64(lto)),hreg);
  3205. current_asmdata.getjumplabel(neglabel);
  3206. {
  3207. if from_signed then
  3208. a_cmp_const_reg_label(list,OS_INT,OC_GTE,aint(hto-lto),hreg,neglabel)
  3209. else
  3210. }
  3211. {$ifdef cpu64bitalu}
  3212. if qword(hto-lto)>qword(aintmax) then
  3213. a_cmp_const_reg_label(list,OS_INT,OC_BE,aintmax,hreg,neglabel)
  3214. else
  3215. {$endif cpu64bitalu}
  3216. a_cmp_const_reg_label(list,OS_INT,OC_BE,aint(int64(hto-lto)),hreg,neglabel);
  3217. a_call_name(list,'FPC_RANGEERROR',false);
  3218. a_label(list,neglabel);
  3219. end;
  3220. procedure tcg.g_overflowCheck_loc(List:TAsmList;const Loc:TLocation;def:TDef;ovloc : tlocation);
  3221. begin
  3222. g_overflowCheck(list,loc,def);
  3223. end;
  3224. {$ifdef cpuflags}
  3225. procedure tcg.g_flags2ref(list: TAsmList; size: TCgSize; const f: tresflags; const ref:TReference);
  3226. var
  3227. tmpreg : tregister;
  3228. begin
  3229. tmpreg:=getintregister(list,size);
  3230. g_flags2reg(list,size,f,tmpreg);
  3231. a_load_reg_ref(list,size,size,tmpreg,ref);
  3232. end;
  3233. {$endif cpuflags}
  3234. procedure tcg.g_maybe_testself(list : TAsmList;reg:tregister);
  3235. var
  3236. OKLabel : tasmlabel;
  3237. cgpara1 : TCGPara;
  3238. begin
  3239. if (cs_check_object in current_settings.localswitches) or
  3240. (cs_check_range in current_settings.localswitches) then
  3241. begin
  3242. current_asmdata.getjumplabel(oklabel);
  3243. a_cmp_const_reg_label(list,OS_ADDR,OC_NE,0,reg,oklabel);
  3244. cgpara1.init;
  3245. paramanager.getintparaloc(pocall_default,1,cgpara1);
  3246. paramanager.allocparaloc(list,cgpara1);
  3247. a_param_const(list,OS_INT,210,cgpara1);
  3248. paramanager.freeparaloc(list,cgpara1);
  3249. a_call_name(list,'FPC_HANDLEERROR',false);
  3250. a_label(list,oklabel);
  3251. cgpara1.done;
  3252. end;
  3253. end;
  3254. procedure tcg.g_maybe_testvmt(list : TAsmList;reg:tregister;objdef:tobjectdef);
  3255. var
  3256. hrefvmt : treference;
  3257. cgpara1,cgpara2 : TCGPara;
  3258. begin
  3259. cgpara1.init;
  3260. cgpara2.init;
  3261. paramanager.getintparaloc(pocall_default,1,cgpara1);
  3262. paramanager.getintparaloc(pocall_default,2,cgpara2);
  3263. if (cs_check_object in current_settings.localswitches) then
  3264. begin
  3265. reference_reset_symbol(hrefvmt,current_asmdata.RefAsmSymbol(objdef.vmt_mangledname),0,sizeof(pint));
  3266. paramanager.allocparaloc(list,cgpara2);
  3267. a_paramaddr_ref(list,hrefvmt,cgpara2);
  3268. paramanager.allocparaloc(list,cgpara1);
  3269. a_param_reg(list,OS_ADDR,reg,cgpara1);
  3270. paramanager.freeparaloc(list,cgpara1);
  3271. paramanager.freeparaloc(list,cgpara2);
  3272. allocallcpuregisters(list);
  3273. a_call_name(list,'FPC_CHECK_OBJECT_EXT',false);
  3274. deallocallcpuregisters(list);
  3275. end
  3276. else
  3277. if (cs_check_range in current_settings.localswitches) then
  3278. begin
  3279. paramanager.allocparaloc(list,cgpara1);
  3280. a_param_reg(list,OS_ADDR,reg,cgpara1);
  3281. paramanager.freeparaloc(list,cgpara1);
  3282. allocallcpuregisters(list);
  3283. a_call_name(list,'FPC_CHECK_OBJECT',false);
  3284. deallocallcpuregisters(list);
  3285. end;
  3286. cgpara1.done;
  3287. cgpara2.done;
  3288. end;
  3289. {*****************************************************************************
  3290. Entry/Exit Code Functions
  3291. *****************************************************************************}
  3292. procedure tcg.g_copyvaluepara_openarray(list : TAsmList;const ref:treference;const lenloc:tlocation;elesize:aint;destreg:tregister);
  3293. var
  3294. sizereg,sourcereg,lenreg : tregister;
  3295. cgpara1,cgpara2,cgpara3 : TCGPara;
  3296. begin
  3297. { because some abis don't support dynamic stack allocation properly
  3298. open array value parameters are copied onto the heap
  3299. }
  3300. { calculate necessary memory }
  3301. { read/write operations on one register make the life of the register allocator hard }
  3302. if not(lenloc.loc in [LOC_REGISTER,LOC_CREGISTER]) then
  3303. begin
  3304. lenreg:=getintregister(list,OS_INT);
  3305. a_load_loc_reg(list,OS_INT,lenloc,lenreg);
  3306. end
  3307. else
  3308. lenreg:=lenloc.register;
  3309. sizereg:=getintregister(list,OS_INT);
  3310. a_op_const_reg_reg(list,OP_ADD,OS_INT,1,lenreg,sizereg);
  3311. a_op_const_reg(list,OP_IMUL,OS_INT,elesize,sizereg);
  3312. { load source }
  3313. sourcereg:=getaddressregister(list);
  3314. a_loadaddr_ref_reg(list,ref,sourcereg);
  3315. { do getmem call }
  3316. cgpara1.init;
  3317. paramanager.getintparaloc(pocall_default,1,cgpara1);
  3318. paramanager.allocparaloc(list,cgpara1);
  3319. a_param_reg(list,OS_INT,sizereg,cgpara1);
  3320. paramanager.freeparaloc(list,cgpara1);
  3321. allocallcpuregisters(list);
  3322. a_call_name(list,'FPC_GETMEM',false);
  3323. deallocallcpuregisters(list);
  3324. cgpara1.done;
  3325. { return the new address }
  3326. a_load_reg_reg(list,OS_ADDR,OS_ADDR,NR_FUNCTION_RESULT_REG,destreg);
  3327. { do move call }
  3328. cgpara1.init;
  3329. cgpara2.init;
  3330. cgpara3.init;
  3331. paramanager.getintparaloc(pocall_default,1,cgpara1);
  3332. paramanager.getintparaloc(pocall_default,2,cgpara2);
  3333. paramanager.getintparaloc(pocall_default,3,cgpara3);
  3334. { load size }
  3335. paramanager.allocparaloc(list,cgpara3);
  3336. a_param_reg(list,OS_INT,sizereg,cgpara3);
  3337. { load destination }
  3338. paramanager.allocparaloc(list,cgpara2);
  3339. a_param_reg(list,OS_ADDR,destreg,cgpara2);
  3340. { load source }
  3341. paramanager.allocparaloc(list,cgpara1);
  3342. a_param_reg(list,OS_ADDR,sourcereg,cgpara1);
  3343. paramanager.freeparaloc(list,cgpara3);
  3344. paramanager.freeparaloc(list,cgpara2);
  3345. paramanager.freeparaloc(list,cgpara1);
  3346. allocallcpuregisters(list);
  3347. a_call_name(list,'FPC_MOVE',false);
  3348. deallocallcpuregisters(list);
  3349. cgpara3.done;
  3350. cgpara2.done;
  3351. cgpara1.done;
  3352. end;
  3353. procedure tcg.g_releasevaluepara_openarray(list : TAsmList;const l:tlocation);
  3354. var
  3355. cgpara1 : TCGPara;
  3356. begin
  3357. { do move call }
  3358. cgpara1.init;
  3359. paramanager.getintparaloc(pocall_default,1,cgpara1);
  3360. { load source }
  3361. paramanager.allocparaloc(list,cgpara1);
  3362. a_param_loc(list,l,cgpara1);
  3363. paramanager.freeparaloc(list,cgpara1);
  3364. allocallcpuregisters(list);
  3365. a_call_name(list,'FPC_FREEMEM',false);
  3366. deallocallcpuregisters(list);
  3367. cgpara1.done;
  3368. end;
  3369. procedure tcg.g_save_registers(list:TAsmList);
  3370. var
  3371. href : treference;
  3372. size : longint;
  3373. r : integer;
  3374. begin
  3375. { calculate temp. size }
  3376. size:=0;
  3377. for r:=low(saved_standard_registers) to high(saved_standard_registers) do
  3378. if saved_standard_registers[r] in rg[R_INTREGISTER].used_in_proc then
  3379. inc(size,sizeof(aint));
  3380. { mm registers }
  3381. if uses_registers(R_MMREGISTER) then
  3382. begin
  3383. { Make sure we reserve enough space to do the alignment based on the offset
  3384. later on. We can't use the size for this, because the alignment of the start
  3385. of the temp is smaller than needed for an OS_VECTOR }
  3386. inc(size,tcgsize2size[OS_VECTOR]);
  3387. for r:=low(saved_mm_registers) to high(saved_mm_registers) do
  3388. if saved_mm_registers[r] in rg[R_MMREGISTER].used_in_proc then
  3389. inc(size,tcgsize2size[OS_VECTOR]);
  3390. end;
  3391. if size>0 then
  3392. begin
  3393. tg.GetTemp(list,size,sizeof(aint),tt_noreuse,current_procinfo.save_regs_ref);
  3394. include(current_procinfo.flags,pi_has_saved_regs);
  3395. { Copy registers to temp }
  3396. href:=current_procinfo.save_regs_ref;
  3397. for r:=low(saved_standard_registers) to high(saved_standard_registers) do
  3398. begin
  3399. if saved_standard_registers[r] in rg[R_INTREGISTER].used_in_proc then
  3400. begin
  3401. a_load_reg_ref(list,OS_ADDR,OS_ADDR,newreg(R_INTREGISTER,saved_standard_registers[r],R_SUBWHOLE),href);
  3402. inc(href.offset,sizeof(aint));
  3403. end;
  3404. include(rg[R_INTREGISTER].preserved_by_proc,saved_standard_registers[r]);
  3405. end;
  3406. if uses_registers(R_MMREGISTER) then
  3407. begin
  3408. if (href.offset mod tcgsize2size[OS_VECTOR])<>0 then
  3409. inc(href.offset,tcgsize2size[OS_VECTOR]-(href.offset mod tcgsize2size[OS_VECTOR]));
  3410. for r:=low(saved_mm_registers) to high(saved_mm_registers) do
  3411. begin
  3412. if saved_mm_registers[r] in rg[R_MMREGISTER].used_in_proc then
  3413. begin
  3414. a_loadmm_reg_ref(list,OS_VECTOR,OS_VECTOR,newreg(R_MMREGISTER,saved_mm_registers[r],R_SUBNONE),href,nil);
  3415. inc(href.offset,tcgsize2size[OS_VECTOR]);
  3416. end;
  3417. include(rg[R_MMREGISTER].preserved_by_proc,saved_mm_registers[r]);
  3418. end;
  3419. end;
  3420. end;
  3421. end;
  3422. procedure tcg.g_restore_registers(list:TAsmList);
  3423. var
  3424. href : treference;
  3425. r : integer;
  3426. hreg : tregister;
  3427. begin
  3428. if not(pi_has_saved_regs in current_procinfo.flags) then
  3429. exit;
  3430. { Copy registers from temp }
  3431. href:=current_procinfo.save_regs_ref;
  3432. for r:=low(saved_standard_registers) to high(saved_standard_registers) do
  3433. if saved_standard_registers[r] in rg[R_INTREGISTER].used_in_proc then
  3434. begin
  3435. hreg:=newreg(R_INTREGISTER,saved_standard_registers[r],R_SUBWHOLE);
  3436. { Allocate register so the optimizer does not remove the load }
  3437. a_reg_alloc(list,hreg);
  3438. a_load_ref_reg(list,OS_ADDR,OS_ADDR,href,hreg);
  3439. inc(href.offset,sizeof(aint));
  3440. end;
  3441. if uses_registers(R_MMREGISTER) then
  3442. begin
  3443. if (href.offset mod tcgsize2size[OS_VECTOR])<>0 then
  3444. inc(href.offset,tcgsize2size[OS_VECTOR]-(href.offset mod tcgsize2size[OS_VECTOR]));
  3445. for r:=low(saved_mm_registers) to high(saved_mm_registers) do
  3446. begin
  3447. if saved_mm_registers[r] in rg[R_MMREGISTER].used_in_proc then
  3448. begin
  3449. hreg:=newreg(R_MMREGISTER,saved_mm_registers[r],R_SUBNONE);
  3450. { Allocate register so the optimizer does not remove the load }
  3451. a_reg_alloc(list,hreg);
  3452. a_loadmm_ref_reg(list,OS_VECTOR,OS_VECTOR,href,hreg,nil);
  3453. inc(href.offset,tcgsize2size[OS_VECTOR]);
  3454. end;
  3455. end;
  3456. end;
  3457. tg.UnGetTemp(list,current_procinfo.save_regs_ref);
  3458. end;
  3459. procedure tcg.g_profilecode(list : TAsmList);
  3460. begin
  3461. end;
  3462. procedure tcg.g_exception_reason_save(list : TAsmList; const href : treference);
  3463. begin
  3464. a_load_reg_ref(list, OS_INT, OS_INT, NR_FUNCTION_RESULT_REG, href);
  3465. end;
  3466. procedure tcg.g_exception_reason_save_const(list : TAsmList; const href : treference; a: aint);
  3467. begin
  3468. a_load_const_ref(list, OS_INT, a, href);
  3469. end;
  3470. procedure tcg.g_exception_reason_load(list : TAsmList; const href : treference);
  3471. begin
  3472. cg.a_reg_alloc(list,NR_FUNCTION_RESULT_REG);
  3473. a_load_ref_reg(list, OS_INT, OS_INT, href, NR_FUNCTION_RESULT_REG);
  3474. end;
  3475. procedure tcg.g_adjust_self_value(list:TAsmList;procdef: tprocdef;ioffset: aint);
  3476. var
  3477. hsym : tsym;
  3478. href : treference;
  3479. paraloc : Pcgparalocation;
  3480. begin
  3481. { calculate the parameter info for the procdef }
  3482. if not procdef.has_paraloc_info then
  3483. begin
  3484. procdef.requiredargarea:=paramanager.create_paraloc_info(procdef,callerside);
  3485. procdef.has_paraloc_info:=true;
  3486. end;
  3487. hsym:=tsym(procdef.parast.Find('self'));
  3488. if not(assigned(hsym) and
  3489. (hsym.typ=paravarsym)) then
  3490. internalerror(200305251);
  3491. paraloc:=tparavarsym(hsym).paraloc[callerside].location;
  3492. while paraloc<>nil do
  3493. with paraloc^ do
  3494. begin
  3495. case loc of
  3496. LOC_REGISTER:
  3497. a_op_const_reg(list,OP_SUB,size,ioffset,register);
  3498. LOC_REFERENCE:
  3499. begin
  3500. { offset in the wrapper needs to be adjusted for the stored
  3501. return address }
  3502. reference_reset_base(href,reference.index,reference.offset+sizeof(pint),sizeof(pint));
  3503. a_op_const_ref(list,OP_SUB,size,ioffset,href);
  3504. end
  3505. else
  3506. internalerror(200309189);
  3507. end;
  3508. paraloc:=next;
  3509. end;
  3510. end;
  3511. procedure tcg.g_external_wrapper(list : TAsmList; procdef: tprocdef; const externalname: string);
  3512. begin
  3513. a_jmp_name(list,externalname);
  3514. end;
  3515. procedure tcg.a_call_name_static(list : TAsmList;const s : string);
  3516. begin
  3517. a_call_name(list,s,false);
  3518. end;
  3519. function tcg.g_indirect_sym_load(list:TAsmList;const symname: string; weak: boolean): tregister;
  3520. var
  3521. l: tasmsymbol;
  3522. ref: treference;
  3523. begin
  3524. result := NR_NO;
  3525. case target_info.system of
  3526. system_powerpc_darwin,
  3527. system_i386_darwin,
  3528. system_powerpc64_darwin,
  3529. system_arm_darwin:
  3530. begin
  3531. l:=current_asmdata.getasmsymbol('L'+symname+'$non_lazy_ptr');
  3532. if not(assigned(l)) then
  3533. begin
  3534. l:=current_asmdata.DefineAsmSymbol('L'+symname+'$non_lazy_ptr',AB_LOCAL,AT_DATA);
  3535. current_asmdata.asmlists[al_picdata].concat(tai_symbol.create(l,0));
  3536. if not(weak) then
  3537. current_asmdata.asmlists[al_picdata].concat(tai_directive.Create(asd_indirect_symbol,current_asmdata.RefAsmSymbol(symname).Name))
  3538. else
  3539. current_asmdata.asmlists[al_picdata].concat(tai_directive.Create(asd_indirect_symbol,current_asmdata.WeakRefAsmSymbol(symname).Name));
  3540. {$ifdef cpu64bitaddr}
  3541. current_asmdata.asmlists[al_picdata].concat(tai_const.create_64bit(0));
  3542. {$else cpu64bitaddr}
  3543. current_asmdata.asmlists[al_picdata].concat(tai_const.create_32bit(0));
  3544. {$endif cpu64bitaddr}
  3545. end;
  3546. result := getaddressregister(list);
  3547. reference_reset_symbol(ref,l,0,sizeof(pint));
  3548. { a_load_ref_reg will turn this into a pic-load if needed }
  3549. a_load_ref_reg(list,OS_ADDR,OS_ADDR,ref,result);
  3550. end;
  3551. end;
  3552. end;
  3553. procedure tcg.g_maybe_got_init(list: TAsmList);
  3554. begin
  3555. end;
  3556. procedure tcg.a_loadmm_reg_reg(list: TAsmList; fromsize, tosize: tcgsize; reg1, reg2: tregister; shuffle: pmmshuffle);
  3557. begin
  3558. internalerror(200807231);
  3559. end;
  3560. procedure tcg.a_loadmm_ref_reg(list: TAsmList; fromsize, tosize: tcgsize; const ref: treference; reg: tregister; shuffle: pmmshuffle);
  3561. begin
  3562. internalerror(200807232);
  3563. end;
  3564. procedure tcg.a_loadmm_reg_ref(list: TAsmList; fromsize, tosize: tcgsize; reg: tregister; const ref: treference; shuffle: pmmshuffle);
  3565. begin
  3566. internalerror(200807233);
  3567. end;
  3568. procedure tcg.a_opmm_reg_reg(list: TAsmList; Op: TOpCG; size: tcgsize; src, dst: tregister; shuffle: pmmshuffle);
  3569. begin
  3570. internalerror(200807234);
  3571. end;
  3572. function tcg.getflagregister(list: TAsmList; size: Tcgsize): Tregister;
  3573. begin
  3574. Result:=TRegister(0);
  3575. internalerror(200807238);
  3576. end;
  3577. {*****************************************************************************
  3578. TCG64
  3579. *****************************************************************************}
  3580. {$ifndef cpu64bitalu}
  3581. procedure tcg64.a_op64_const_reg_reg(list: TAsmList;op:TOpCG;size : tcgsize;value : int64; regsrc,regdst : tregister64);
  3582. begin
  3583. a_load64_reg_reg(list,regsrc,regdst);
  3584. a_op64_const_reg(list,op,size,value,regdst);
  3585. end;
  3586. procedure tcg64.a_op64_reg_reg_reg(list: TAsmList;op:TOpCG;size : tcgsize;regsrc1,regsrc2,regdst : tregister64);
  3587. var
  3588. tmpreg64 : tregister64;
  3589. begin
  3590. { when src1=dst then we need to first create a temp to prevent
  3591. overwriting src1 with src2 }
  3592. if (regsrc1.reghi=regdst.reghi) or
  3593. (regsrc1.reglo=regdst.reghi) or
  3594. (regsrc1.reghi=regdst.reglo) or
  3595. (regsrc1.reglo=regdst.reglo) then
  3596. begin
  3597. tmpreg64.reglo:=cg.getintregister(list,OS_32);
  3598. tmpreg64.reghi:=cg.getintregister(list,OS_32);
  3599. a_load64_reg_reg(list,regsrc2,tmpreg64);
  3600. a_op64_reg_reg(list,op,size,regsrc1,tmpreg64);
  3601. a_load64_reg_reg(list,tmpreg64,regdst);
  3602. end
  3603. else
  3604. begin
  3605. a_load64_reg_reg(list,regsrc2,regdst);
  3606. a_op64_reg_reg(list,op,size,regsrc1,regdst);
  3607. end;
  3608. end;
  3609. procedure tcg64.a_op64_const_subsetref(list : TAsmList; Op : TOpCG; size : TCGSize; a : int64; const sref: tsubsetreference);
  3610. var
  3611. tmpreg64 : tregister64;
  3612. begin
  3613. tmpreg64.reglo:=cg.getintregister(list,OS_32);
  3614. tmpreg64.reghi:=cg.getintregister(list,OS_32);
  3615. a_load64_subsetref_reg(list,sref,tmpreg64);
  3616. a_op64_const_reg(list,op,size,a,tmpreg64);
  3617. a_load64_reg_subsetref(list,tmpreg64,sref);
  3618. end;
  3619. procedure tcg64.a_op64_reg_subsetref(list : TAsmList; Op : TOpCG; size : TCGSize; reg: tregister64; const sref: tsubsetreference);
  3620. var
  3621. tmpreg64 : tregister64;
  3622. begin
  3623. tmpreg64.reglo:=cg.getintregister(list,OS_32);
  3624. tmpreg64.reghi:=cg.getintregister(list,OS_32);
  3625. a_load64_subsetref_reg(list,sref,tmpreg64);
  3626. a_op64_reg_reg(list,op,size,reg,tmpreg64);
  3627. a_load64_reg_subsetref(list,tmpreg64,sref);
  3628. end;
  3629. procedure tcg64.a_op64_ref_subsetref(list : TAsmList; Op : TOpCG; size : TCGSize; const ref: treference; const sref: tsubsetreference);
  3630. var
  3631. tmpreg64 : tregister64;
  3632. begin
  3633. tmpreg64.reglo:=cg.getintregister(list,OS_32);
  3634. tmpreg64.reghi:=cg.getintregister(list,OS_32);
  3635. a_load64_subsetref_reg(list,sref,tmpreg64);
  3636. a_op64_ref_reg(list,op,size,ref,tmpreg64);
  3637. a_load64_reg_subsetref(list,tmpreg64,sref);
  3638. end;
  3639. procedure tcg64.a_op64_subsetref_subsetref(list : TAsmList; Op : TOpCG; size : TCGSize; const ssref,dsref: tsubsetreference);
  3640. var
  3641. tmpreg64 : tregister64;
  3642. begin
  3643. tmpreg64.reglo:=cg.getintregister(list,OS_32);
  3644. tmpreg64.reghi:=cg.getintregister(list,OS_32);
  3645. a_load64_subsetref_reg(list,ssref,tmpreg64);
  3646. a_op64_reg_subsetref(list,op,size,tmpreg64,dsref);
  3647. end;
  3648. procedure tcg64.a_op64_const_reg_reg_checkoverflow(list: TAsmList;op:TOpCG;size : tcgsize;value : int64;regsrc,regdst : tregister64;setflags : boolean;var ovloc : tlocation);
  3649. begin
  3650. a_op64_const_reg_reg(list,op,size,value,regsrc,regdst);
  3651. ovloc.loc:=LOC_VOID;
  3652. end;
  3653. procedure tcg64.a_op64_reg_reg_reg_checkoverflow(list: TAsmList;op:TOpCG;size : tcgsize;regsrc1,regsrc2,regdst : tregister64;setflags : boolean;var ovloc : tlocation);
  3654. begin
  3655. a_op64_reg_reg_reg(list,op,size,regsrc1,regsrc2,regdst);
  3656. ovloc.loc:=LOC_VOID;
  3657. end;
  3658. procedure tcg64.a_load64_loc_subsetref(list : TAsmList;const l: tlocation; const sref : tsubsetreference);
  3659. begin
  3660. case l.loc of
  3661. LOC_REFERENCE, LOC_CREFERENCE:
  3662. a_load64_ref_subsetref(list,l.reference,sref);
  3663. LOC_REGISTER,LOC_CREGISTER:
  3664. a_load64_reg_subsetref(list,l.register64,sref);
  3665. LOC_CONSTANT :
  3666. a_load64_const_subsetref(list,l.value64,sref);
  3667. LOC_SUBSETREF,LOC_CSUBSETREF:
  3668. a_load64_subsetref_subsetref(list,l.sref,sref);
  3669. else
  3670. internalerror(2006082210);
  3671. end;
  3672. end;
  3673. procedure tcg64.a_load64_subsetref_loc(list: TAsmlist; const sref: tsubsetreference; const l: tlocation);
  3674. begin
  3675. case l.loc of
  3676. LOC_REFERENCE, LOC_CREFERENCE:
  3677. a_load64_subsetref_ref(list,sref,l.reference);
  3678. LOC_REGISTER,LOC_CREGISTER:
  3679. a_load64_subsetref_reg(list,sref,l.register64);
  3680. LOC_SUBSETREF,LOC_CSUBSETREF:
  3681. a_load64_subsetref_subsetref(list,sref,l.sref);
  3682. else
  3683. internalerror(2006082211);
  3684. end;
  3685. end;
  3686. {$endif cpu64bitalu}
  3687. procedure destroy_codegen;
  3688. begin
  3689. cg.free;
  3690. cg:=nil;
  3691. {$ifndef cpu64bitalu}
  3692. cg64.free;
  3693. cg64:=nil;
  3694. {$endif cpu64bitalu}
  3695. end;
  3696. end.