Jonas Maebe 5c75b6dd6b * synchronised with trunk up till r28402 %!s(int64=11) %!d(string=hai) anos
..
aasmcpu.pas ffba5aee60 * MIPS: emit PIC-friendly instruction sequences instead of "J" when fixing up branches outside of 128K range. Resolves #25399. %!s(int64=11) %!d(string=hai) anos
aoptcpu.pas 482e61dafa * MIPS, TCpuAsmOptimizer.GetNextInstructionUsingReg: test that returned item is actually an instruction, because GetNextInstruction can sometimes stop on labels. %!s(int64=11) %!d(string=hai) anos
aoptcpub.pas 93e0dd9c2f * Patch from Fuxin Zhang: other mips and mipsel CPUs changes %!s(int64=13) %!d(string=hai) anos
aoptcpud.pas 0c8546f94c * more MIPS code of David Zhang integrated %!s(int64=16) %!d(string=hai) anos
cgcpu.pas f1d1fd4f24 * Inserted explicit typecasts in order to prevent range check errors at some places where signed and unsigned types are assigned to each other (mostly MIPS-specific, but one was necessary in generic code). %!s(int64=11) %!d(string=hai) anos
cpubase.pas c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). %!s(int64=11) %!d(string=hai) anos
cpuelf.pas e7f6b06969 + MIPS internal linker: support TLS IE/LE and GPREL32 relocations, is now able to link tw14265. %!s(int64=12) %!d(string=hai) anos
cpugas.pas 244f65525b * MIPS: dropped gas_std_regname, its functionality merged into std_regname. This fixes register names in non-instructions (reg. allocation information, variable locations, etc.) and makes assembler listings more readable. %!s(int64=11) %!d(string=hai) anos
cpuinfo.pas c76dedfd31 * MIPS: re-enable peephole optimizations which got disabled by r27106 and were not restored in r27147. Unfortunately such things are hard to detect reliably in automated way. %!s(int64=11) %!d(string=hai) anos
cpunode.pas b57c95043f + support overriding tdef/tsym methods with target-specific functionality: %!s(int64=11) %!d(string=hai) anos
cpupara.pas 99de108c68 * renamed all paramanagers to tcpuparamanager so the llvm paramanager can %!s(int64=11) %!d(string=hai) anos
cpupi.pas 96dd464bf2 * Moved fixup_jmps to target-specific classes for powerpc,powerpc64 and MIPS, cleaned out remaining $ifdef's. A slight functionality change is that fixup_jmps is now called before adding the procedure end symbol, not after, but that should not matter. %!s(int64=11) %!d(string=hai) anos
cputarg.pas b2b26f84cf * partially merged the mips-embedded branch of Michael Ring: %!s(int64=11) %!d(string=hai) anos
hlcgcpu.pas 1516661249 + new chlcgobj class reference variable that can be used to call thlcg* %!s(int64=11) %!d(string=hai) anos
itcpugas.pas 3d2a27c66c * fix fpu register type %!s(int64=13) %!d(string=hai) anos
mipsreg.dat e367ccc0ee * MIPS: changed superregister number for $fcc0..$fcc7 to start from 32, so that range 0..31 can be used without translating into symbolic names. %!s(int64=11) %!d(string=hai) anos
ncpuadd.pas 4065483a50 * completed thlcgobj.location_force_fpureg(), use it everywhere and removed %!s(int64=11) %!d(string=hai) anos
ncpucall.pas 87684e1cf1 * MIPS: clean up %!s(int64=11) %!d(string=hai) anos
ncpucnv.pas b0ff41406a * grouped all tai_real* types into a single tai_realconst type, %!s(int64=11) %!d(string=hai) anos
ncpuinln.pas 4065483a50 * completed thlcgobj.location_force_fpureg(), use it everywhere and removed %!s(int64=11) %!d(string=hai) anos
ncpuld.pas 4b820a1ca5 - Removed tcgloadnode.generate_picvaraccess, it is never used and is not necessary because PIC stuff is handled at lower levels. %!s(int64=12) %!d(string=hai) anos
ncpumat.pas 7949bebb8d * synchronised with r28168 of trunk %!s(int64=11) %!d(string=hai) anos
ncpuset.pas e163a2c813 * MIPS and SPARC: determine whether case expression is in range using a single unsigned comparison (like it is done on other targets). %!s(int64=11) %!d(string=hai) anos
opcode.inc 4e7c908b0d + MIPS: added movn and movz instructions. %!s(int64=11) %!d(string=hai) anos
racpugas.pas e367ccc0ee * MIPS: changed superregister number for $fcc0..$fcc7 to start from 32, so that range 0..31 can be used without translating into symbolic names. %!s(int64=11) %!d(string=hai) anos
rgcpu.pas 7949bebb8d * synchronised with r28168 of trunk %!s(int64=11) %!d(string=hai) anos
rmipscon.inc e367ccc0ee * MIPS: changed superregister number for $fcc0..$fcc7 to start from 32, so that range 0..31 can be used without translating into symbolic names. %!s(int64=11) %!d(string=hai) anos
rmipsdwf.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). %!s(int64=11) %!d(string=hai) anos
rmipsgas.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). %!s(int64=11) %!d(string=hai) anos
rmipsgri.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). %!s(int64=11) %!d(string=hai) anos
rmipsgss.inc f58fcdf401 + basic mips stuff %!s(int64=20) %!d(string=hai) anos
rmipsnor.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). %!s(int64=11) %!d(string=hai) anos
rmipsnum.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). %!s(int64=11) %!d(string=hai) anos
rmipsrni.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). %!s(int64=11) %!d(string=hai) anos
rmipssri.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). %!s(int64=11) %!d(string=hai) anos
rmipssta.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). %!s(int64=11) %!d(string=hai) anos
rmipsstd.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). %!s(int64=11) %!d(string=hai) anos
rmipssup.inc e367ccc0ee * MIPS: changed superregister number for $fcc0..$fcc7 to start from 32, so that range 0..31 can be used without translating into symbolic names. %!s(int64=11) %!d(string=hai) anos
strinst.inc 4e7c908b0d + MIPS: added movn and movz instructions. %!s(int64=11) %!d(string=hai) anos
symcpu.pas 02495c17bd Fix a typo. The CPU specific version of "ttypesym" should be called "tcputypesym" and not "tcpuypesym". %!s(int64=11) %!d(string=hai) anos