| .. |
|
a64att.inc
|
585e4a9a14
* corrected cosmetic ARM/AArch64 copy/paste leftovers (patch by
|
10 years ago |
|
a64atts.inc
|
585e4a9a14
* corrected cosmetic ARM/AArch64 copy/paste leftovers (patch by
|
10 years ago |
|
a64ins.dat
|
c0548cadb0
* added some missing instructions and aliases, reordered them according
|
10 years ago |
|
a64nop.inc
|
0197b84b7f
+ instruction table generator for arm64
|
12 years ago |
|
a64op.inc
|
585e4a9a14
* corrected cosmetic ARM/AArch64 copy/paste leftovers (patch by
|
10 years ago |
|
a64reg.dat
|
f1fb880f18
* fixed debug register values for vector registers
|
10 years ago |
|
a64tab.inc
|
585e4a9a14
* corrected cosmetic ARM/AArch64 copy/paste leftovers (patch by
|
10 years ago |
|
aasmcpu.pas
|
ea640967ee
--- Merging r49312 into '.':
|
4 years ago |
|
agcpugas.pas
|
76045bfc04
* merged macOS/AArch64 support + revisions these changes depended on
|
5 years ago |
|
aoptcpu.pas
|
e1af3ecc5d
+ assembler optimizer unit skeleton
|
12 years ago |
|
aoptcpub.pas
|
55bc5d7972
* completed TAoptBaseCpu.RegModifiedByInstruction()
|
10 years ago |
|
aoptcpud.pas
|
e1af3ecc5d
+ assembler optimizer unit skeleton
|
12 years ago |
|
cgcpu.pas
|
46533ea1e8
--- Merging r49040 into '.':
|
4 years ago |
|
cpubase.pas
|
36f9ce1cb2
Merge of trunk commits 39983,39986,40109
|
6 years ago |
|
cpuinfo.pas
|
1f20cfe991
Merge of several commits related to enhancements in PPU writing
|
5 years ago |
|
cpunode.pas
|
a0efde8167
* automatically generate necessary indirect symbols when a new assembler
|
9 years ago |
|
cpupara.pas
|
23eb698f81
r47711 | pierre | 2020-12-07 16:35:46 +0000 (Mon, 07 Dec 2020) | 9 lines
|
4 years ago |
|
cpupi.pas
|
880d438704
* renamed t<cpuname>procinfo to tcpuprocinfo for all targets, so we can
|
8 years ago |
|
cputarg.pas
|
76045bfc04
* merged macOS/AArch64 support + revisions these changes depended on
|
5 years ago |
|
hlcgcpu.pas
|
acb59c7592
--- Merging r49236 into '.':
|
4 years ago |
|
itcpugas.pas
|
046184dfe9
+ ARM64 GAS instruction table unit
|
12 years ago |
|
ncpuadd.pas
|
d1f31fab15
Merge commits 42525 and 45891 that add
|
5 years ago |
|
ncpucnv.pas
|
0fc1fd6ac1
* replaced current_procinfo.currtrue/falselabel with storing the true/false
|
10 years ago |
|
ncpuinl.pas
|
d1f31fab15
Merge commits 42525 and 45891 that add
|
5 years ago |
|
ncpumat.pas
|
d1f31fab15
Merge commits 42525 and 45891 that add
|
5 years ago |
|
ncpumem.pas
|
4686f61002
* keep track of the temp position separately from the offset in references,
|
7 years ago |
|
ncpuset.pas
|
197f5cbec5
* let all the case code generation work with tconstexprint instead of aint,
|
4 years ago |
|
ra64con.inc
|
9c55fa6f6c
+ FPCR, FPSR and TPIDR registers
|
10 years ago |
|
ra64dwa.inc
|
f1fb880f18
* fixed debug register values for vector registers
|
10 years ago |
|
ra64nor.inc
|
9c55fa6f6c
+ FPCR, FPSR and TPIDR registers
|
10 years ago |
|
ra64num.inc
|
9c55fa6f6c
+ FPCR, FPSR and TPIDR registers
|
10 years ago |
|
ra64rni.inc
|
9c55fa6f6c
+ FPCR, FPSR and TPIDR registers
|
10 years ago |
|
ra64sri.inc
|
9c55fa6f6c
+ FPCR, FPSR and TPIDR registers
|
10 years ago |
|
ra64sta.inc
|
f1fb880f18
* fixed debug register values for vector registers
|
10 years ago |
|
ra64std.inc
|
9c55fa6f6c
+ FPCR, FPSR and TPIDR registers
|
10 years ago |
|
ra64sup.inc
|
9c55fa6f6c
+ FPCR, FPSR and TPIDR registers
|
10 years ago |
|
racpu.pas
|
c9c1c1686c
--- Merging r46880 into '.':
|
4 years ago |
|
racpugas.pas
|
c9c1c1686c
--- Merging r46880 into '.':
|
4 years ago |
|
rgcpu.pas
|
7ed1ba7a51
--- Merging r49206 into '.':
|
4 years ago |
|
symcpu.pas
|
7dd1d6aa77
o fixes handling of iso i/o parameters/program parameters:
|
10 years ago |
|
tripletcpu.pas
|
76045bfc04
* merged macOS/AArch64 support + revisions these changes depended on
|
5 years ago |
Jonas Maebe
197f5cbec5
* let all the case code generation work with tconstexprint instead of aint,