florian 208c2cce52 * fix case table detection for thumb 7 anni fa
..
aasmcpu.pas 208c2cce52 * fix case table detection for thumb 7 anni fa
agarmgas.pas dbb91b5ef0 arm-netbsd: added platform define and dummy rtl files so the build passes for this platform. port not functional yet 7 anni fa
aoptcpu.pas 09a8cafcd7 Restricted MlaCmp>Mlas optimization to only work in ARM mode. 8 anni fa
aoptcpub.pas d37e72dbf9 * ARM: instructions do modify the base register of pre/postindexed references. Report this fact in spilling_get_operation_type_ref and RegModifiedByInstruction functions. 11 anni fa
aoptcpud.pas 790a4fe2d3 * log and id tags removed 20 anni fa
armatt.inc 9d1646e2a8 Add support for writeback in RFE and SRS instructions. 9 anni fa
armatts.inc 9d1646e2a8 Add support for writeback in RFE and SRS instructions. 9 anni fa
armins.dat c3a0a4e252 + support fmrrd/fmdrr, resolves #32398 7 anni fa
armnop.inc c3a0a4e252 + support fmrrd/fmdrr, resolves #32398 7 anni fa
armop.inc 9d1646e2a8 Add support for writeback in RFE and SRS instructions. 9 anni fa
armreg.dat 387824c1ee Added some APSR register bitmask definitions. 10 anni fa
armtab.inc c3a0a4e252 + support fmrrd/fmdrr, resolves #32398 7 anni fa
cgcpu.pas f3889a191b Generate bx lr exit instruction in Thumb-2 instead of mov pc,lr as bx lr will trigger an exception return but mov doesn't. 8 anni fa
cpubase.pas 880d438704 * renamed t<cpuname>procinfo to tcpuprocinfo for all targets, so we can 8 anni fa
cpuelf.pas dbb91b5ef0 arm-netbsd: added platform define and dummy rtl files so the build passes for this platform. port not functional yet 7 anni fa
cpuinfo.pas 5b755661d8 + patch by Simon Ameis: adds all the STM32F091* microcontroller units to the list of supported ARM MCUs, resolves issue #32484 7 anni fa
cpunode.pas a0efde8167 * automatically generate necessary indirect symbols when a new assembler 9 anni fa
cpupara.pas 4c68ea1000 * use pocalls_cdecl and cstylearrayofconst more consistently instead of 8 anni fa
cpupi.pas 880d438704 * renamed t<cpuname>procinfo to tcpuprocinfo for all targets, so we can 8 anni fa
cputarg.pas 86940dfb32 AROS: added arm-aros target to compiler and fpcmake 8 anni fa
hlcgcpu.pas a25ebbba3e + added volatility information to all memory references 8 anni fa
itcpugas.pas 47d43750e4 * remove unused units from uses statements 12 anni fa
narmadd.pas e1546303f8 + enable use of vfma and friends on arm when doing fastmath optimizations 9 anni fa
narmcal.pas f5f895e2a3 syscalls: unify call reference creation across 4 different CPU archs. less copypasted code, brings x86_64 AROS support up to speed 8 anni fa
narmcnv.pas c961c72c30 * tarmtypeconvnode.first_int_to_real should call the generic method in the parent class, if soft fpu code is generated, resolves #31350 8 anni fa
narmcon.pas a25ebbba3e + added volatility information to all memory references 8 anni fa
narminl.pas a25ebbba3e + added volatility information to all memory references 8 anni fa
narmmat.pas cd41312a8f * fixes not(<qwordbool>) on arm 7 anni fa
narmmem.pas d6de2c03cb * generic part of r26050 from the hlcgllvm branch: made tcgvecnode hlcg-safe 10 anni fa
narmset.pas 95094e9a8f * Removed unused vars. 8 anni fa
pp.lpi.template 1f032375c3 * improved template with help from Mattias Gaertner 19 anni fa
raarm.pas 780e75bfac o patch by Jeppe Johansen to fix mantis #17472: 14 anni fa
raarmgas.pas 1b66995754 * factored out check to determine whether a variable can be subscripted in 7 anni fa
rarmcon.inc 387824c1ee Added some APSR register bitmask definitions. 10 anni fa
rarmdwa.inc 387824c1ee Added some APSR register bitmask definitions. 10 anni fa
rarmnor.inc 387824c1ee Added some APSR register bitmask definitions. 10 anni fa
rarmnum.inc 387824c1ee Added some APSR register bitmask definitions. 10 anni fa
rarmrni.inc 387824c1ee Added some APSR register bitmask definitions. 10 anni fa
rarmsri.inc 387824c1ee Added some APSR register bitmask definitions. 10 anni fa
rarmsta.inc 387824c1ee Added some APSR register bitmask definitions. 10 anni fa
rarmstd.inc 387824c1ee Added some APSR register bitmask definitions. 10 anni fa
rarmsup.inc 387824c1ee Added some APSR register bitmask definitions. 10 anni fa
rgcpu.pas b41989adfa * offset of vstr/vld is limited to +/- 1020, take care of this during spilling 8 anni fa
symcpu.pas 657aa06360 arm: arm-aros syscall support 8 anni fa