| .. |
|
aasmcpu.pas
|
f0e6d2c054
* MIPS: MULT[U] and DIV[U] don't modify first operand.
|
12 anni fa |
|
aoptcpu.pas
|
0c8546f94c
* more MIPS code of David Zhang integrated
|
16 anni fa |
|
aoptcpub.pas
|
93e0dd9c2f
* Patch from Fuxin Zhang: other mips and mipsel CPUs changes
|
13 anni fa |
|
aoptcpud.pas
|
0c8546f94c
* more MIPS code of David Zhang integrated
|
16 anni fa |
|
cgcpu.pas
|
823e3ea398
MIPS: reworked PIC/call code:
|
12 anni fa |
|
cpubase.pas
|
e327b4581c
Use TRegNameTable instead of array[tregisterindex] of string[10]
|
13 anni fa |
|
cpuelf.pas
|
6fcd9979dd
+ MIPS: doing progress with linker, implemented processing of local symbols in PIC code and stuff needed to link shared libraries.
|
12 anni fa |
|
cpugas.pas
|
a0c1e1b07f
* MIPS: fixed a_call_name and a_call_reg methods to workaround a bug in GAS <2.21, see comments in source for details.
|
12 anni fa |
|
cpuinfo.pas
|
9e6a2b868c
Fix -Cp option failure due to cputypestr array that must be uppercased
|
12 anni fa |
|
cpunode.pas
|
a3ef2b42a8
Remove more TABs in sources
|
13 anni fa |
|
cpupara.pas
|
354ebb822a
* MIPS: fixed layout of stack frame in case procedure does only low-level calls (via a_call_name, etc.). A 16-byte outgoing parameter area must be allocated regardless of actual parameter count.
|
12 anni fa |
|
cpupi.pas
|
5812cf3b46
* MIPS: allocate 16-byte outgoing parameter area also for procedures declared as 'assembler' without 'nostackframe'. This is a half-measure because there is no way to determine correct size to allocate for such procedures (probably we must add some directive to specify it). The same generally applies to all targets with fixed stack, not just MIPS.
|
12 anni fa |
|
cputarg.pas
|
32ffddaad8
+ ELF linker back-ends for ARM and MIPS.
|
12 anni fa |
|
hlcgcpu.pas
|
823e3ea398
MIPS: reworked PIC/call code:
|
12 anni fa |
|
itcpugas.pas
|
3d2a27c66c
* fix fpu register type
|
13 anni fa |
|
mipsreg.dat
|
944d500d55
Change std reg names to allow use with GAS assembler
|
13 anni fa |
|
ncpuadd.pas
|
93e0dd9c2f
* Patch from Fuxin Zhang: other mips and mipsel CPUs changes
|
13 anni fa |
|
ncpucall.pas
|
a3ef2b42a8
Remove more TABs in sources
|
13 anni fa |
|
ncpucnv.pas
|
5e13334467
* Fixed tMIPSELtypeconvnode.second_int_to_bool handling of C booleans, webtbs/tw10233 and webtbs/tw17180 now work.
|
12 anni fa |
|
ncpuinln.pas
|
f54365db94
* adapted more fpc-mips stuff to trunk
|
16 anni fa |
|
ncpuld.pas
|
c2cd8246cb
Override tloadnode.pass_1 to for use of got for shared library variables and genrate_picvaraccess
|
13 anni fa |
|
ncpumat.pas
|
6e4f6a64d6
+ MIPS: Allow subset locations for boolean NOT, this appears sufficient to fix all bitpacking-related tests.
|
12 anni fa |
|
ncpuset.pas
|
b023627f6a
* converted tcgcasenode.pass_generate_code() to hlcgobj
|
14 anni fa |
|
opcode.inc
|
87b6bb5053
+ Add .cpXXX pseudo-instruction for PIC code
|
13 anni fa |
|
racpugas.pas
|
a3ef2b42a8
Remove more TABs in sources
|
13 anni fa |
|
rgcpu.pas
|
1421998752
* MIPS register spilling: relocations are not needed to load constant values, and offset limit is 32767, not 4095.
|
12 anni fa |
|
rmipscon.inc
|
de4a96f96d
* fixes several register allocation related mips issues
|
13 anni fa |
|
rmipsdwf.inc
|
f58fcdf401
+ basic mips stuff
|
21 anni fa |
|
rmipsgas.inc
|
ae37b9f5b9
* fix floating point registers gas name
|
13 anni fa |
|
rmipsgri.inc
|
ae37b9f5b9
* fix floating point registers gas name
|
13 anni fa |
|
rmipsgss.inc
|
f58fcdf401
+ basic mips stuff
|
21 anni fa |
|
rmipsnor.inc
|
f58fcdf401
+ basic mips stuff
|
21 anni fa |
|
rmipsnum.inc
|
de4a96f96d
* fixes several register allocation related mips issues
|
13 anni fa |
|
rmipsrni.inc
|
f58fcdf401
+ basic mips stuff
|
21 anni fa |
|
rmipssri.inc
|
944d500d55
Change std reg names to allow use with GAS assembler
|
13 anni fa |
|
rmipssta.inc
|
f58fcdf401
+ basic mips stuff
|
21 anni fa |
|
rmipsstd.inc
|
944d500d55
Change std reg names to allow use with GAS assembler
|
13 anni fa |
|
rmipssup.inc
|
de4a96f96d
* fixes several register allocation related mips issues
|
13 anni fa |
|
strinst.inc
|
87b6bb5053
+ Add .cpXXX pseudo-instruction for PIC code
|
13 anni fa |
sergei
823e3ea398
MIPS: reworked PIC/call code: