| .. |
|
a64att.inc
|
585e4a9a14
* corrected cosmetic ARM/AArch64 copy/paste leftovers (patch by
|
10 years ago |
|
a64atts.inc
|
585e4a9a14
* corrected cosmetic ARM/AArch64 copy/paste leftovers (patch by
|
10 years ago |
|
a64ins.dat
|
c0548cadb0
* added some missing instructions and aliases, reordered them according
|
10 years ago |
|
a64nop.inc
|
0197b84b7f
+ instruction table generator for arm64
|
12 years ago |
|
a64op.inc
|
585e4a9a14
* corrected cosmetic ARM/AArch64 copy/paste leftovers (patch by
|
10 years ago |
|
a64reg.dat
|
f1fb880f18
* fixed debug register values for vector registers
|
10 years ago |
|
a64tab.inc
|
585e4a9a14
* corrected cosmetic ARM/AArch64 copy/paste leftovers (patch by
|
10 years ago |
|
aasmcpu.pas
|
67b8aceaee
* synchronized with privatetrunk till r30095
|
10 years ago |
|
agcpugas.pas
|
991e1f49bd
* store a pointer to the used tasminfo record in every assembler writer, so
|
10 years ago |
|
aoptcpu.pas
|
e1af3ecc5d
+ assembler optimizer unit skeleton
|
12 years ago |
|
aoptcpub.pas
|
55bc5d7972
* completed TAoptBaseCpu.RegModifiedByInstruction()
|
10 years ago |
|
aoptcpud.pas
|
e1af3ecc5d
+ assembler optimizer unit skeleton
|
12 years ago |
|
cgcpu.pas
|
e02e742997
* removed OS check when loading the address of a symbol on AArch64, it's
|
10 years ago |
|
cpubase.pas
|
7395058cf3
* recognise tb(n)z as branch opcode (patch by Edmund Grimley Evans)
|
10 years ago |
|
cpuinfo.pas
|
3cb9be73bc
Moved tcontrollerdatatype out into cpuinfo.
|
10 years ago |
|
cpunode.pas
|
1de8e53edd
+ AArch64 jump table support
|
10 years ago |
|
cpupara.pas
|
f402b0d7df
* changed getpointerdef() into a tpointerdef.getreusable() class method
|
10 years ago |
|
cpupi.pas
|
41fba0c4f7
* switched to using the stack pointer as base register for the temp allocator
|
10 years ago |
|
cputarg.pas
|
8628d50aba
+ Linux/AArch64 compiler support (patch by Edmund Grimley Evans)
|
10 years ago |
|
hlcgcpu.pas
|
67b8aceaee
* synchronized with privatetrunk till r30095
|
10 years ago |
|
itcpugas.pas
|
046184dfe9
+ ARM64 GAS instruction table unit
|
12 years ago |
|
ncpuadd.pas
|
b821e31442
* force constants into a registers in the 32x32->64 optimized case
|
10 years ago |
|
ncpucnv.pas
|
0fc1fd6ac1
* replaced current_procinfo.currtrue/falselabel with storing the true/false
|
10 years ago |
|
ncpuinl.pas
|
41fba0c4f7
* switched to using the stack pointer as base register for the temp allocator
|
10 years ago |
|
ncpumat.pas
|
ada5060a34
* set pi_do_call for AArch64 mod/div nodes, as they call FPC_DIVBYZERO
|
10 years ago |
|
ncpumem.pas
|
07f31d560c
+ also perform sign/zero-extensions of the index in vecn using extended
|
10 years ago |
|
ncpuset.pas
|
1de8e53edd
+ AArch64 jump table support
|
10 years ago |
|
ra64con.inc
|
9c55fa6f6c
+ FPCR, FPSR and TPIDR registers
|
10 years ago |
|
ra64dwa.inc
|
f1fb880f18
* fixed debug register values for vector registers
|
10 years ago |
|
ra64nor.inc
|
9c55fa6f6c
+ FPCR, FPSR and TPIDR registers
|
10 years ago |
|
ra64num.inc
|
9c55fa6f6c
+ FPCR, FPSR and TPIDR registers
|
10 years ago |
|
ra64rni.inc
|
9c55fa6f6c
+ FPCR, FPSR and TPIDR registers
|
10 years ago |
|
ra64sri.inc
|
9c55fa6f6c
+ FPCR, FPSR and TPIDR registers
|
10 years ago |
|
ra64sta.inc
|
f1fb880f18
* fixed debug register values for vector registers
|
10 years ago |
|
ra64std.inc
|
9c55fa6f6c
+ FPCR, FPSR and TPIDR registers
|
10 years ago |
|
ra64sup.inc
|
9c55fa6f6c
+ FPCR, FPSR and TPIDR registers
|
10 years ago |
|
racpu.pas
|
558b8967b6
+ Aarch64 assembler reader
|
10 years ago |
|
racpugas.pas
|
879afbb7be
* removed -Oodfa warnings
|
10 years ago |
|
rgcpu.pas
|
67b8aceaee
* synchronized with privatetrunk till r30095
|
10 years ago |
|
symcpu.pas
|
7dd1d6aa77
o fixes handling of iso i/o parameters/program parameters:
|
10 years ago |
Jonas Maebe
991e1f49bd
* store a pointer to the used tasminfo record in every assembler writer, so