| .. |
|
aasmcpu.pas
|
ffba5aee60
* MIPS: emit PIC-friendly instruction sequences instead of "J" when fixing up branches outside of 128K range. Resolves #25399.
|
11 years ago |
|
aoptcpu.pas
|
06735eaefc
+ MIPS peephole optimizer: eliminate redundant moves of floating point registers.
|
11 years ago |
|
aoptcpub.pas
|
93e0dd9c2f
* Patch from Fuxin Zhang: other mips and mipsel CPUs changes
|
13 years ago |
|
aoptcpud.pas
|
0c8546f94c
* more MIPS code of David Zhang integrated
|
15 years ago |
|
cgcpu.pas
|
4202343033
* MIPS: emit ".set nomips16" and ".set noreorder" directives for procedures declared as "assembler nostackframe", as it is done for regular procedures. Handwritten assembler routines typically utilize delay slots, and it is desirable that assembler does not mess it up.
|
11 years ago |
|
cpubase.pas
|
c48d572996
Implement support for saving and restoring address registers.
|
12 years ago |
|
cpuelf.pas
|
e7f6b06969
+ MIPS internal linker: support TLS IE/LE and GPREL32 relocations, is now able to link tw14265.
|
12 years ago |
|
cpugas.pas
|
b2b26f84cf
* partially merged the mips-embedded branch of Michael Ring:
|
11 years ago |
|
cpuinfo.pas
|
c76dedfd31
* MIPS: re-enable peephole optimizations which got disabled by r27106 and were not restored in r27147. Unfortunately such things are hard to detect reliably in automated way.
|
11 years ago |
|
cpunode.pas
|
b57c95043f
+ support overriding tdef/tsym methods with target-specific functionality:
|
11 years ago |
|
cpupara.pas
|
c3350d13f9
* MIPS: floating point parameters on stack should be loaded to/from FPU registers directly, without using temp.
|
12 years ago |
|
cpupi.pas
|
96dd464bf2
* Moved fixup_jmps to target-specific classes for powerpc,powerpc64 and MIPS, cleaned out remaining $ifdef's. A slight functionality change is that fixup_jmps is now called before adding the procedure end symbol, not after, but that should not matter.
|
11 years ago |
|
cputarg.pas
|
b2b26f84cf
* partially merged the mips-embedded branch of Michael Ring:
|
11 years ago |
|
hlcgcpu.pas
|
b2b26f84cf
* partially merged the mips-embedded branch of Michael Ring:
|
11 years ago |
|
itcpugas.pas
|
3d2a27c66c
* fix fpu register type
|
13 years ago |
|
mipsreg.dat
|
944d500d55
Change std reg names to allow use with GAS assembler
|
13 years ago |
|
ncpuadd.pas
|
4065483a50
* completed thlcgobj.location_force_fpureg(), use it everywhere and removed
|
11 years ago |
|
ncpucall.pas
|
87684e1cf1
* MIPS: clean up
|
11 years ago |
|
ncpucnv.pas
|
dd472dbfb0
* MIPS: when converting int to real, use a floating point constant directly, instead of emulating it with integers. tai_real_64bit already handles all endian issues.
|
11 years ago |
|
ncpuinln.pas
|
4065483a50
* completed thlcgobj.location_force_fpureg(), use it everywhere and removed
|
11 years ago |
|
ncpuld.pas
|
4b820a1ca5
- Removed tcgloadnode.generate_picvaraccess, it is never used and is not necessary because PIC stuff is handled at lower levels.
|
12 years ago |
|
ncpumat.pas
|
4065483a50
* completed thlcgobj.location_force_fpureg(), use it everywhere and removed
|
11 years ago |
|
ncpuset.pas
|
e163a2c813
* MIPS and SPARC: determine whether case expression is in range using a single unsigned comparison (like it is done on other targets).
|
11 years ago |
|
opcode.inc
|
b2b26f84cf
* partially merged the mips-embedded branch of Michael Ring:
|
11 years ago |
|
racpugas.pas
|
142d20ca30
* MIPS: cleanup assembler reader, MIPS references allow only a single register in parentheses.
|
11 years ago |
|
rgcpu.pas
|
8b8553991a
+ MIPS: prevent coalescing written-to registers with $sp,$fp,$zero and $at.
|
12 years ago |
|
rmipscon.inc
|
de4a96f96d
* fixes several register allocation related mips issues
|
13 years ago |
|
rmipsdwf.inc
|
f58fcdf401
+ basic mips stuff
|
20 years ago |
|
rmipsgas.inc
|
ae37b9f5b9
* fix floating point registers gas name
|
13 years ago |
|
rmipsgri.inc
|
ae37b9f5b9
* fix floating point registers gas name
|
13 years ago |
|
rmipsgss.inc
|
f58fcdf401
+ basic mips stuff
|
20 years ago |
|
rmipsnor.inc
|
f58fcdf401
+ basic mips stuff
|
20 years ago |
|
rmipsnum.inc
|
de4a96f96d
* fixes several register allocation related mips issues
|
13 years ago |
|
rmipsrni.inc
|
f58fcdf401
+ basic mips stuff
|
20 years ago |
|
rmipssri.inc
|
944d500d55
Change std reg names to allow use with GAS assembler
|
13 years ago |
|
rmipssta.inc
|
f58fcdf401
+ basic mips stuff
|
20 years ago |
|
rmipsstd.inc
|
944d500d55
Change std reg names to allow use with GAS assembler
|
13 years ago |
|
rmipssup.inc
|
de4a96f96d
* fixes several register allocation related mips issues
|
13 years ago |
|
strinst.inc
|
b2b26f84cf
* partially merged the mips-embedded branch of Michael Ring:
|
11 years ago |
|
symcpu.pas
|
02495c17bd
Fix a typo. The CPU specific version of "ttypesym" should be called "tcputypesym" and not "tcpuypesym".
|
11 years ago |
sergei
c76dedfd31
* MIPS: re-enable peephole optimizations which got disabled by r27106 and were not restored in r27147. Unfortunately such things are hard to detect reliably in automated way.