| .. |
|
aoptcpu.pas
|
53c39d5420
* fixes peephole optimizer problems with -O3 on x86-64
|
13 年之前 |
|
aoptcpub.pas
|
2f5ce095ce
* RefsHaveIndexReg -> cpurefshaveindexreg
|
13 年之前 |
|
aoptcpud.pas
|
790a4fe2d3
* log and id tags removed
|
20 年之前 |
|
cgcpu.pas
|
409e176ded
* Factored reusable (SEH-related) piece of code into separate procedure.
|
11 年之前 |
|
cpubase.inc
|
bfbb0c5b9d
* optimize mov/lea
|
12 年之前 |
|
cpuelf.pas
|
11b72b5515
x86_64 internal ELF linker:
|
12 年之前 |
|
cpuinfo.pas
|
e81d2d1f3b
* basic avx support for floating point operations (use -Cfavx to activate)
|
12 年之前 |
|
cpunode.pas
|
58610af9f0
* adapt max_linear_list on x86-64 as well
|
12 年之前 |
|
cpupara.pas
|
7566ddcc8f
* add a tdef to each parameter location and set it for all target
|
12 年之前 |
|
cpupi.pas
|
70dda94474
* x86_64-win64: don't allocate outgoing parameter area in nostackframe procedures, it fails compilation if range/overflow/etc checking is enabled (which always sets pi_do_call) due to check introduced in r22677.
|
12 年之前 |
|
cputarg.pas
|
c529356693
* Split most CPU-specific code from ogelf.pas into newly created cpuelf.pas units in CPU subdirectories.
|
13 年之前 |
|
hlcgcpu.pas
|
71deda6f50
+ added interface to ncgutil.gen_load_loc_cgpara() to hlcgobj + generic
|
14 年之前 |
|
nx64add.pas
|
c8743c4826
* support 32 bit operations on x86-64 in the code generator
|
12 年之前 |
|
nx64cal.pas
|
b837694207
* factored out releasing an unused return value into
|
14 年之前 |
|
nx64cnv.pas
|
edd42aa42a
* moved subsetref/reg and bit_set/test support from cgobj to hlcgobj for
|
13 年之前 |
|
nx64flw.pas
|
3ce0b33302
* Win64 SEH: when creating a finalization procedure, put its def into the same symtable with sym. By default, defs are added into symtablestack.top, which may be set to something temporary like exceptsymtable. In such cases it is possible that def is destroyed before sym, leaving sym with invalid pointers.
|
11 年之前 |
|
nx64inl.pas
|
790a4fe2d3
* log and id tags removed
|
20 年之前 |
|
nx64mat.pas
|
c8743c4826
* support 32 bit operations on x86-64 in the code generator
|
12 年之前 |
|
nx64set.pas
|
58610af9f0
* adapt max_linear_list on x86-64 as well
|
12 年之前 |
|
r8664ari.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 年之前 |
|
r8664att.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 年之前 |
|
r8664con.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 年之前 |
|
r8664dwrf.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 年之前 |
|
r8664int.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 年之前 |
|
r8664iri.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 年之前 |
|
r8664nor.inc
|
283ff05127
* merged avx support in inline assembler developed by Torsten Grundke
|
13 年之前 |
|
r8664num.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 年之前 |
|
r8664ot.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 年之前 |
|
r8664rni.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 年之前 |
|
r8664sri.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 年之前 |
|
r8664stab.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 年之前 |
|
r8664std.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 年之前 |
|
rax64att.pas
|
0db44ae108
+ Support SEH directives in x86_64 AT&T asmreader.
|
14 年之前 |
|
rax64int.pas
|
f726e1691b
* Fixed warnings and notes.
|
16 年之前 |
|
rgcpu.pas
|
c6253d5bd7
* Added missing override directive in trgcpu.add_constraints method for x86_64 CPU. It was missing for years and I am not sure that this code is really needed. Please review.
|
16 年之前 |
|
win64unw.pas
|
6a3fe72de9
+ Support .rva directive in AT&T reader. Put it into base class because it generally applies to all targets with COFF output, but enabled for Windows targets only (others need additional testing).
|
14 年之前 |
|
x8664ats.inc
|
f6e846c574
+ added the NEC V20/V30 instructions
|
12 年之前 |
|
x8664att.inc
|
f6e846c574
+ added the NEC V20/V30 instructions
|
12 年之前 |
|
x8664int.inc
|
f6e846c574
+ added the NEC V20/V30 instructions
|
12 年之前 |
|
x8664nop.inc
|
0f69362edd
- rm LEA reg,imm from x86ins.dat, as that's not a valid x86 instruction,
|
12 年之前 |
|
x8664op.inc
|
f6e846c574
+ added the NEC V20/V30 instructions
|
12 年之前 |
|
x8664pro.inc
|
f6e846c574
+ added the NEC V20/V30 instructions
|
12 年之前 |
|
x8664tab.inc
|
f132a804d6
+ handle 32 bit references on x86-64 so lea can be used for 32 bit arithmetics
|
12 年之前 |
sergei
409e176ded
* Factored reusable (SEH-related) piece of code into separate procedure.