.. |
aasmcpu.pas
|
8221681871
+ add spilling info for the RBIT instruction
|
12 lat temu |
agarmgas.pas
|
6497d3c994
- removed no longer used/supported af_allowdirect flag (direct assembler
|
13 lat temu |
aoptcpu.pas
|
1261d6617d
Properly handle MVN in RedundantMovProcess for ARM
|
12 lat temu |
aoptcpub.pas
|
7e5b8584cf
* set MaxOps to 4 for the optimizer because fpc generates now mla instructions
|
13 lat temu |
aoptcpuc.pas
|
790a4fe2d3
* log and id tags removed
|
20 lat temu |
aoptcpud.pas
|
790a4fe2d3
* log and id tags removed
|
20 lat temu |
armatt.inc
|
666332385d
Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc)
|
13 lat temu |
armatts.inc
|
666332385d
Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc)
|
13 lat temu |
armins.dat
|
666332385d
Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc)
|
13 lat temu |
armnop.inc
|
666332385d
Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc)
|
13 lat temu |
armop.inc
|
666332385d
Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc)
|
13 lat temu |
armreg.dat
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
13 lat temu |
armtab.inc
|
666332385d
Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc)
|
13 lat temu |
cgcpu.pas
|
3143f0e1be
* fix by Jeppe Johansen for bitscan which was broken by the last fix for normal arm code
|
12 lat temu |
cpubase.pas
|
e327b4581c
Use TRegNameTable instead of array[tregisterindex] of string[10]
|
13 lat temu |
cpuinfo.pas
|
312e8b8ecc
Add implementations for read/write barrier code for ARM
|
12 lat temu |
cpunode.pas
|
638d0d49c0
+ take advantage of the mla instruction when calculating array offsets
|
13 lat temu |
cpupara.pas
|
a8f9b0dac4
Added initial support for the Cortex-M4F FPv4_S16 FPU
|
13 lat temu |
cpupi.pas
|
04543b179f
o merge of the branch laksen/arm-embedded of Jeppe Johansen:
|
13 lat temu |
cputarg.pas
|
afa14de20d
+ some generic changes preparing for darwin/arm support
|
17 lat temu |
hlcgcpu.pas
|
72e9cfee24
* create/destroy also the high level code generator for all architectures,
|
14 lat temu |
itcpugas.pas
|
e327b4581c
Use TRegNameTable instead of array[tregisterindex] of string[10]
|
13 lat temu |
narmadd.pas
|
a8f9b0dac4
Added initial support for the Cortex-M4F FPv4_S16 FPU
|
13 lat temu |
narmcal.pas
|
a8f9b0dac4
Added initial support for the Cortex-M4F FPv4_S16 FPU
|
13 lat temu |
narmcnv.pas
|
a8f9b0dac4
Added initial support for the Cortex-M4F FPv4_S16 FPU
|
13 lat temu |
narmcon.pas
|
0d57bba4c9
* fixed ARM and MIPS compilation after r14912
|
15 lat temu |
narminl.pas
|
e982f4789d
Removed unused register allocation in tarminlinenode.second_abs_long
|
12 lat temu |
narmmat.pas
|
a8f9b0dac4
Added initial support for the Cortex-M4F FPv4_S16 FPU
|
13 lat temu |
narmmem.pas
|
638d0d49c0
+ take advantage of the mla instruction when calculating array offsets
|
13 lat temu |
narmset.pas
|
45383fd32d
+ a lot missing flag allocs/deallocs added
|
13 lat temu |
pp.lpi.template
|
1f032375c3
* improved template with help from Mattias Gaertner
|
19 lat temu |
raarm.pas
|
780e75bfac
o patch by Jeppe Johansen to fix mantis #17472:
|
14 lat temu |
raarmgas.pas
|
666332385d
Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc)
|
13 lat temu |
rarmcon.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
13 lat temu |
rarmdwa.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
13 lat temu |
rarmnor.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
13 lat temu |
rarmnum.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
13 lat temu |
rarmrni.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
13 lat temu |
rarmsri.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
13 lat temu |
rarmsta.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
13 lat temu |
rarmstd.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
13 lat temu |
rarmsup.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
13 lat temu |
rgcpu.pas
|
3e963a49e2
Added support for IT block merging
|
13 lat temu |