cpubase.pas 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398
  1. {
  2. Copyright (c) 1998-2002 by Florian Klaempfl and Peter Vreman
  3. Contains the base types for MIPS
  4. This program is free software; you can redistribute it and/or modify
  5. it under the terms of the GNU General Public License as published by
  6. the Free Software Foundation; either version 2 of the License, or
  7. (at your option) any later version.
  8. This program is distributed in the hope that it will be useful,
  9. but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. GNU General Public License for more details.
  12. You should have received a copy of the GNU General Public License
  13. along with this program; if not, write to the Free Software
  14. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  15. ****************************************************************************
  16. }
  17. {# Base unit for processor information. This unit contains
  18. enumerations of registers, opcodes, sizes, and other
  19. such things which are processor specific.
  20. }
  21. unit cpubase;
  22. {$i fpcdefs.inc}
  23. interface
  24. uses
  25. cutils,cclasses,
  26. globtype,globals,
  27. cpuinfo,
  28. aasmbase,
  29. cgbase
  30. ;
  31. {*****************************************************************************
  32. Assembler Opcodes
  33. *****************************************************************************}
  34. type
  35. TAsmOp=({$i opcode.inc});
  36. { This should define the array of instructions as string }
  37. op2strtable=array[tasmop] of string[11];
  38. const
  39. { First value of opcode enumeration }
  40. firstop = low(tasmop);
  41. { Last value of opcode enumeration }
  42. lastop = high(tasmop);
  43. {*****************************************************************************
  44. Registers
  45. *****************************************************************************}
  46. type
  47. { Number of registers used for indexing in tables }
  48. tregisterindex=0..{$i rmipsnor.inc}-1;
  49. const
  50. { Available Superregisters }
  51. {$i rmipssup.inc}
  52. { No Subregisters }
  53. R_SUBWHOLE = R_SUBD;
  54. { Available Registers }
  55. {$i rmipscon.inc}
  56. { Integer Super registers first and last }
  57. first_int_supreg = RS_R0;
  58. first_int_imreg = $20;
  59. { Float Super register first and last }
  60. first_fpu_supreg = RS_F0;
  61. first_fpu_imreg = $20;
  62. { MM Super register first and last }
  63. first_mm_supreg = 0;
  64. first_mm_imreg = 1;
  65. { TODO: Calculate bsstart}
  66. regnumber_count_bsstart = 64;
  67. regnumber_table : array[tregisterindex] of tregister = (
  68. {$i rmipsnum.inc}
  69. );
  70. regstabs_table : array[tregisterindex] of shortint = (
  71. {$i rmipssta.inc}
  72. );
  73. regdwarf_table : array[tregisterindex] of shortint = (
  74. {$i rmipsdwf.inc}
  75. );
  76. { registers which may be destroyed by calls }
  77. VOLATILE_INTREGISTERS = [RS_R0..RS_R3,RS_R12..RS_R15];
  78. VOLATILE_FPUREGISTERS = [RS_F0..RS_F3];
  79. type
  80. totherregisterset = set of tregisterindex;
  81. {*****************************************************************************
  82. Conditions
  83. *****************************************************************************}
  84. type
  85. TAsmCond=(C_None,
  86. C_EQ, C_NE, C_LT, C_LE, C_GT, C_GE, C_LTU, C_LEU, C_GTU, C_GEU,
  87. C_FEQ, {Equal}
  88. C_FNE, {Not Equal}
  89. C_FGT, {Greater}
  90. C_FLT, {Less}
  91. C_FGE, {Greater or Equal}
  92. C_FLE {Less or Equal}
  93. );
  94. const
  95. cond2str : array[TAsmCond] of string[3]=('',
  96. 'eq','ne','lt','le','gt','ge','ltu','leu','gtu','geu',
  97. 'feq','fne','fgt','flt','fge','fle'
  98. );
  99. {*****************************************************************************
  100. Constants
  101. *****************************************************************************}
  102. const
  103. max_operands = 4;
  104. maxintregs = 31;
  105. maxfpuregs = 8;
  106. maxaddrregs = 0;
  107. {*****************************************************************************
  108. Operand Sizes
  109. *****************************************************************************}
  110. type
  111. topsize = (S_NO,
  112. S_B,S_W,S_L,S_BW,S_BL,S_WL,
  113. S_IS,S_IL,S_IQ,
  114. S_FS,S_FL,S_FX,S_D,S_Q,S_FV,S_FXX
  115. );
  116. {*****************************************************************************
  117. Constants
  118. *****************************************************************************}
  119. const
  120. maxvarregs = 7;
  121. varregs : Array [1..maxvarregs] of tsuperregister =
  122. (RS_R4,RS_R5,RS_R6,RS_R7,RS_R8,RS_R9,RS_R10);
  123. maxfpuvarregs = 4;
  124. fpuvarregs : Array [1..maxfpuvarregs] of tsuperregister =
  125. (RS_F4,RS_F5,RS_F6,RS_F7);
  126. {*****************************************************************************
  127. Default generic sizes
  128. *****************************************************************************}
  129. { Defines the default address size for a processor, }
  130. OS_ADDR = OS_32;
  131. {# the natural int size for a processor,
  132. has to match osuinttype/ossinttype as initialized in psystem }
  133. OS_INT = OS_32;
  134. OS_SINT = OS_S32;
  135. { the maximum float size for a processor, }
  136. OS_FLOAT = OS_F64;
  137. { the size of a vector register for a processor }
  138. OS_VECTOR = OS_M32;
  139. {*****************************************************************************
  140. Generic Register names
  141. *****************************************************************************}
  142. STK2_PTR = NR_R23;
  143. NR_GP = NR_R28;
  144. NR_SP = NR_R29;
  145. NR_S8 = NR_R30;
  146. NR_FP = NR_R30;
  147. NR_RA = NR_R31;
  148. RS_GP = RS_R28;
  149. RS_SP = RS_R29;
  150. RS_S8 = RS_R30;
  151. RS_FP = RS_R30;
  152. RS_RA = RS_R31;
  153. {# Stack pointer register }
  154. NR_STACK_POINTER_REG = NR_SP;
  155. RS_STACK_POINTER_REG = RS_SP;
  156. {# Frame pointer register }
  157. NR_FRAME_POINTER_REG = NR_FP;
  158. RS_FRAME_POINTER_REG = RS_FP;
  159. NR_RETURN_ADDRESS_REG = NR_R7;
  160. { the return_result_reg, is used inside the called function to store its return
  161. value when that is a scalar value otherwise a pointer to the address of the
  162. result is placed inside it }
  163. { Results are returned in this register (32-bit values) }
  164. NR_FUNCTION_RETURN_REG = NR_R2;
  165. RS_FUNCTION_RETURN_REG = RS_R2;
  166. { Low part of 64bit return value }
  167. NR_FUNCTION_RETURN64_LOW_REG = NR_R2;
  168. RS_FUNCTION_RETURN64_LOW_REG = RS_R2;
  169. { High part of 64bit return value }
  170. NR_FUNCTION_RETURN64_HIGH_REG = NR_R3;
  171. RS_FUNCTION_RETURN64_HIGH_REG = RS_R3;
  172. { The value returned from a function is available in this register }
  173. NR_FUNCTION_RESULT_REG = NR_R2;
  174. RS_FUNCTION_RESULT_REG = RS_R2;
  175. { The lowh part of 64bit value returned from a function }
  176. NR_FUNCTION_RESULT64_LOW_REG = NR_R2;
  177. RS_FUNCTION_RESULT64_LOW_REG = RS_R2;
  178. { The high part of 64bit value returned from a function }
  179. NR_FUNCTION_RESULT64_HIGH_REG = NR_R3;
  180. RS_FUNCTION_RESULT64_HIGH_REG = RS_R3;
  181. NR_FPU_RESULT_REG = NR_F0;
  182. NR_MM_RESULT_REG = NR_NO;
  183. NR_TCR0 = NR_R15;
  184. NR_TCR1 = NR_R3;
  185. NR_TCR10 = NR_R20;
  186. NR_TCR11 = NR_R21;
  187. NR_TCR12 = NR_R18;
  188. NR_TCR13 = NR_R19;
  189. {*****************************************************************************
  190. GCC /ABI linking information
  191. *****************************************************************************}
  192. const
  193. { Registers which must be saved when calling a routine declared as
  194. cppdecl, cdecl, stdcall, safecall, palmossyscall. The registers
  195. saved should be the ones as defined in the target ABI and / or GCC.
  196. This value can be deduced from the CALLED_USED_REGISTERS array in the
  197. GCC source.
  198. }
  199. saved_standard_registers : array[0..0] of tsuperregister =
  200. (RS_NO);
  201. { this is only for the generic code which is not used for this architecture }
  202. saved_mm_registers : array[0..0] of tsuperregister = (RS_NO);
  203. { Required parameter alignment when calling a routine declared as
  204. stdcall and cdecl. The alignment value should be the one defined
  205. by GCC or the target ABI.
  206. The value of this constant is equal to the constant
  207. PARM_BOUNDARY / BITS_PER_UNIT in the GCC source.
  208. }
  209. std_param_align = 4;
  210. {*****************************************************************************
  211. CPU Dependent Constants
  212. *****************************************************************************}
  213. const
  214. simm16lo = -32768;
  215. simm16hi = 32767;
  216. {*****************************************************************************
  217. Helpers
  218. *****************************************************************************}
  219. function inverse_cond(const c: TAsmCond): TAsmCond; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  220. function conditions_equal(const c1, c2: TAsmCond): boolean; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  221. { Returns the tcgsize corresponding with the size of reg.}
  222. function reg_cgsize(const reg: tregister) : tcgsize;
  223. function cgsize2subreg(regtype: tregistertype; s:tcgsize):tsubregister;
  224. function is_calljmp(o:tasmop):boolean;
  225. function findreg_by_number(r:Tregister):tregisterindex;
  226. function std_regnum_search(const s:string):Tregister;
  227. function std_regname(r:Tregister):string;
  228. var
  229. STK2_dummy: aint;
  230. STK2_Localsize: aint;
  231. implementation
  232. uses
  233. rgBase,verbose;
  234. const
  235. std_regname_table : array[tregisterindex] of string[7] = (
  236. {$i rmipsstd.inc}
  237. );
  238. regnumber_index : array[tregisterindex] of tregisterindex = (
  239. {$i rmipsrni.inc}
  240. );
  241. std_regname_index : array[tregisterindex] of tregisterindex = (
  242. {$i rmipssri.inc}
  243. );
  244. function cgsize2subreg(regtype: tregistertype; s:tcgsize):tsubregister;
  245. begin
  246. if s in [OS_64,OS_S64] then
  247. cgsize2subreg:=R_SUBQ
  248. else
  249. cgsize2subreg:=R_SUBWHOLE;
  250. end;
  251. function reg_cgsize(const reg: tregister): tcgsize;
  252. begin
  253. case getregtype(reg) of
  254. R_INTREGISTER :
  255. reg_cgsize:=OS_32;
  256. R_FPUREGISTER :
  257. begin
  258. if getsubreg(reg)=R_SUBFD then
  259. result:=OS_F64
  260. else
  261. result:=OS_F32;
  262. end;
  263. else
  264. internalerror(200303181);
  265. end;
  266. end;
  267. function is_calljmp(o:tasmop):boolean;
  268. begin
  269. { This isn't 100% perfect because the arm allows jumps also by writing to PC=R15.
  270. To overcome this problem we simply forbid that FPC generates jumps by loading R15 }
  271. is_calljmp:= o in [A_J,A_JAL,A_JALR,{ A_JALX, }A_JR,
  272. A_BEQ,A_BNE,A_BGEZ,A_BGEZAL,A_BGTZ,A_BLEZ,A_BLTZ,A_BLTZAL,
  273. A_BEQL,A_BGEZALL,A_BGEZL,A_BGTZL,A_BLEZL,A_BLTZALL,A_BLTZL,A_BNEL];
  274. end;
  275. function inverse_cond(const c: TAsmCond): TAsmCond; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  276. const
  277. inverse: array[TAsmCond] of TAsmCond=(C_None,
  278. C_EQ, C_NE, C_LT, C_LE, C_GT, C_GE, C_LTU, C_LEU, C_GTU, C_GEU,
  279. C_FEQ, {Equal}
  280. C_FNE, {Not Equal}
  281. C_FGT, {Greater}
  282. C_FLT, {Less}
  283. C_FGE, {Greater or Equal}
  284. C_FLE {Less or Equal}
  285. );
  286. begin
  287. result := inverse[c];
  288. end; function findreg_by_number(r:Tregister):tregisterindex;
  289. begin
  290. result:=rgBase.findreg_by_number_table(r,regnumber_index);
  291. end;
  292. function conditions_equal(const c1, c2: TAsmCond): boolean; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  293. begin
  294. result := c1 = c2;
  295. end;
  296. function std_regnum_search(const s:string):Tregister;
  297. begin
  298. result:=regnumber_table[findreg_by_name_table(s,std_regname_table,std_regname_index)];
  299. end;
  300. function std_regname(r:Tregister):string;
  301. var
  302. p : tregisterindex;
  303. begin
  304. p:=findreg_by_number_table(r,regnumber_index);
  305. if p<>0 then
  306. result:=std_regname_table[p]
  307. else
  308. result:=generic_regname(r);
  309. end;
  310. begin
  311. STK2_dummy := 10;
  312. STK2_Localsize := 0;
  313. end.