| .. |
|
aasmcpu.pas
|
634a25d9f6
* cosmetics
|
10 years ago |
|
agavrgas.pas
|
4d01271944
* due to avr's harvard architecture, loads of code labels need to use the gs(...) macro
|
10 years ago |
|
aoptcpu.pas
|
e56d8d1c96
* fix mov rX,...; mov rX,... optimization, hp1 needs to be checked if it is really an instruction, resolves issue #27975
|
10 years ago |
|
aoptcpub.pas
|
3e8766290d
* implements RegInInstruction and fixes RegModifiedByInstruction for avr
|
10 years ago |
|
aoptcpud.pas
|
bc73f9021c
Merged revisions 5891-10167,10169-10180 via svnmerge from
|
17 years ago |
|
avrreg.dat
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
cgcpu.pas
|
5c8d0d87cd
o better code generation for avr:
|
10 years ago |
|
cpubase.pas
|
40dc34b9d8
* several issues with the avr instruction table fixes, resolves issue #27963
|
10 years ago |
|
cpuinfo.pas
|
dfd4d3656b
+ avrsim controller target requiring a special avr simulator with a certain memory location handling, see avrsim.pp controller helper unit for what it is needed
|
10 years ago |
|
cpunode.pas
|
b57c95043f
+ support overriding tdef/tsym methods with target-specific functionality:
|
11 years ago |
|
cpupara.pas
|
1ef7e36f3c
* some fixes for handling parameters passed on the stack
|
10 years ago |
|
cpupi.pas
|
e733efbbc2
* proper tavrprocinfo.calc_stackframe_size
|
10 years ago |
|
cputarg.pas
|
0e13d07a31
+ more avr code
|
17 years ago |
|
hlcgcpu.pas
|
b745dcc64c
* moved g_external_wrapper() to the hlcg, and also g_intf_wrapper() because
|
11 years ago |
|
itcpugas.pas
|
652f623983
* mulsu opcode spelling fixed
|
10 years ago |
|
navradd.pas
|
1f20a52c85
* fix typo in comparison with constant code
|
10 years ago |
|
navrcnv.pas
|
061a1aacf3
* named class properly
|
10 years ago |
|
navrmat.pas
|
e559b9e3d6
+ tavrshlshrnode.second_integer, does not convert the right operand to a bigger type, resolves #27841
|
10 years ago |
|
raavr.pas
|
0e13d07a31
+ more avr code
|
17 years ago |
|
raavrgas.pas
|
2dae6a2dd7
Added predecrement addressing support to the AVR assembler reader
|
10 years ago |
|
ravrcon.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrdwa.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrnor.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrnum.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrrni.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrsri.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrsta.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrstd.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrsup.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
rgcpu.pas
|
cf58a7ad60
* cosmetics
|
10 years ago |
|
symcpu.pas
|
02495c17bd
Fix a typo. The CPU specific version of "ttypesym" should be called "tcputypesym" and not "tcpuypesym".
|
11 years ago |
florian
e56d8d1c96
* fix mov rX,...; mov rX,... optimization, hp1 needs to be checked if it is really an instruction, resolves issue #27975