| .. |
|
aasmcpu.pas
|
01b311f6cf
* do not insert constant tables on arm thumb in it* sequences
|
11 years ago |
|
agarmgas.pas
|
3309254474
* do not write a space before the condition for instructions without operands, not sure why this was there
|
11 years ago |
|
aoptcpu.pas
|
7e22bd53b6
Changed ARMs StrLdr2StrMov peephole optimizer look further ahead
|
11 years ago |
|
aoptcpub.pas
|
7e5b8584cf
* set MaxOps to 4 for the optimizer because fpc generates now mla instructions
|
13 years ago |
|
aoptcpuc.pas
|
790a4fe2d3
* log and id tags removed
|
20 years ago |
|
aoptcpud.pas
|
790a4fe2d3
* log and id tags removed
|
20 years ago |
|
armatt.inc
|
b67e4fb8b3
added the ADR ARM pseudo instruction to instruction list
|
11 years ago |
|
armatts.inc
|
b67e4fb8b3
added the ADR ARM pseudo instruction to instruction list
|
11 years ago |
|
armins.dat
|
b67e4fb8b3
added the ADR ARM pseudo instruction to instruction list
|
11 years ago |
|
armnop.inc
|
666332385d
Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc)
|
13 years ago |
|
armop.inc
|
b67e4fb8b3
added the ADR ARM pseudo instruction to instruction list
|
11 years ago |
|
armreg.dat
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
13 years ago |
|
armtab.inc
|
666332385d
Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc)
|
13 years ago |
|
cgcpu.pas
|
e4fea2ebc8
* Dummy implementations of a_bit_scan_reg_reg and g_stackpointer_alloc in tcg, removes the need to override these methods in every descendant code generator solely to avoid "constructing a class with abstract method" warning.
|
11 years ago |
|
cpubase.pas
|
fb52392e20
Reformat and comment is_thumb32_imm
|
11 years ago |
|
cpuelf.pas
|
97a706c672
+ Add definitions for ELF header flags.
|
11 years ago |
|
cpuinfo.pas
|
0dc39b5d63
Applied patch from Michael Ring that adds some startup code for some new stm32f0 and stm32f1 controllers, and fixes naming on some LPC ARMv6m controllers.
|
11 years ago |
|
cpunode.pas
|
b57c95043f
+ support overriding tdef/tsym methods with target-specific functionality:
|
11 years ago |
|
cpupara.pas
|
5053a39501
* moved ARM-specific tprocdef.total_stackframe_size field to cpu-specific
|
11 years ago |
|
cpupi.pas
|
eeb15fc445
* Added virtual method tprocinfo.postprocess_code and moved target-specific processing from base class into target-specific descendant classes (ARM and AVR, other targets still to do).
|
11 years ago |
|
cputarg.pas
|
d26f0552a0
* Sync with trunk r23404.
|
12 years ago |
|
hlcgcpu.pas
|
72e9cfee24
* create/destroy also the high level code generator for all architectures,
|
14 years ago |
|
itcpugas.pas
|
47d43750e4
* remove unused units from uses statements
|
12 years ago |
|
narmadd.pas
|
09608a1c28
* fix warnings when compiling the compiler with DFA optimizer enabled on ARM
|
11 years ago |
|
narmcal.pas
|
8b8a786823
* moved ARM/x86 ifdef'ed code from ncgcal to virtual methods
|
12 years ago |
|
narmcnv.pas
|
5051453806
+ support for LOC_(C)MMREGISTER in hlcg
|
12 years ago |
|
narmcon.pas
|
196436b7e7
* ARM: Test if range check of floating point constants is necessary in the same way as on other targets. This should have been part of r10940 6 years ago...
|
11 years ago |
|
narminl.pas
|
96b73b0076
Fixed generation of abs calls for thumb and thumb-2 targets.
|
11 years ago |
|
narmmat.pas
|
0cb1a129b3
{ARM} Implement usage of generic division-by-const optimization
|
11 years ago |
|
narmmem.pas
|
d4968e054b
+ arm: tsettings.instructionset
|
12 years ago |
|
narmset.pas
|
24d88edf37
* fixes arm building after 26004
|
11 years ago |
|
pp.lpi.template
|
1f032375c3
* improved template with help from Mattias Gaertner
|
19 years ago |
|
raarm.pas
|
780e75bfac
o patch by Jeppe Johansen to fix mantis #17472:
|
14 years ago |
|
raarmgas.pas
|
09608a1c28
* fix warnings when compiling the compiler with DFA optimizer enabled on ARM
|
11 years ago |
|
rarmcon.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
13 years ago |
|
rarmdwa.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
13 years ago |
|
rarmnor.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
13 years ago |
|
rarmnum.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
13 years ago |
|
rarmrni.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
13 years ago |
|
rarmsri.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
13 years ago |
|
rarmsta.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
13 years ago |
|
rarmstd.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
13 years ago |
|
rarmsup.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
13 years ago |
|
rgcpu.pas
|
5e280b3131
* don't convert movs into (the non-existing) ldrs in do_spill_replace()
|
11 years ago |
|
symcpu.pas
|
02495c17bd
Fix a typo. The CPU specific version of "ttypesym" should be called "tcputypesym" and not "tcpuypesym".
|
11 years ago |
Károly Balogh
09608a1c28
* fix warnings when compiling the compiler with DFA optimizer enabled on ARM