| .. |
|
aopt386.pas
|
85d63d9fa9
* settings refactored
|
19 years ago |
|
cgcpu.pas
|
378afb69b2
* optimization in tcg386.g_intf_wrapper: use the much more efficient case 1
|
12 years ago |
|
cpubase.inc
|
c48d572996
Implement support for saving and restoring address registers.
|
12 years ago |
|
cpuelf.pas
|
c2fed960c9
* Add android to supported targets for assemblers. It fixes assembling for i386-android.
|
12 years ago |
|
cpuinfo.pas
|
e81d2d1f3b
* basic avx support for floating point operations (use -Cfavx to activate)
|
12 years ago |
|
cpunode.pas
|
6165536b5e
+ added {$modeswitch objectivec1}/-Mobjectivec1 mode switch to enable
|
16 years ago |
|
cpupara.pas
|
7f2750f188
* missing part of r24776, using a build server also has pitfalls :/
|
12 years ago |
|
cpupi.pas
|
b1dc518ac4
* removed systems_need_16_byte_stack_alignment and use target_info.stackalign instead
|
13 years ago |
|
cputarg.pas
|
d26f0552a0
* Sync with trunk r23404.
|
12 years ago |
|
csopt386.pas
|
6f1f21c432
* optbase empty skeleton removed with two dependancies. Duplicate unit name caused problems.
|
16 years ago |
|
daopt386.pas
|
283ff05127
* merged avx support in inline assembler developed by Torsten Grundke
|
13 years ago |
|
hlcgcpu.pas
|
12ad6704f6
- Removed a number of unused variables, reduces noise at compilation.
|
13 years ago |
|
i386att.inc
|
f6e846c574
+ added the NEC V20/V30 instructions
|
12 years ago |
|
i386atts.inc
|
f6e846c574
+ added the NEC V20/V30 instructions
|
12 years ago |
|
i386int.inc
|
f6e846c574
+ added the NEC V20/V30 instructions
|
12 years ago |
|
i386nop.inc
|
0f69362edd
- rm LEA reg,imm from x86ins.dat, as that's not a valid x86 instruction,
|
12 years ago |
|
i386op.inc
|
f6e846c574
+ added the NEC V20/V30 instructions
|
12 years ago |
|
i386prop.inc
|
f6e846c574
+ added the NEC V20/V30 instructions
|
12 years ago |
|
i386tab.inc
|
0f69362edd
- rm LEA reg,imm from x86ins.dat, as that's not a valid x86 instruction,
|
12 years ago |
|
n386add.pas
|
e10a95bf16
- removed unneeded firstcomplex calls, pass_left_right calls already firstcomplex
|
13 years ago |
|
n386cal.pas
|
e13e2e1697
* Turn off special handling of interrupt calling convention for i386-android.
|
12 years ago |
|
n386inl.pas
|
790a4fe2d3
* log and id tags removed
|
20 years ago |
|
n386mat.pas
|
edd42aa42a
* moved subsetref/reg and bit_set/test support from cgobj to hlcgobj for
|
13 years ago |
|
n386mem.pas
|
b0f7786782
+ added support for special versions of near data pointers associated with a x86 segment register. They are supported on all x86 platforms: i8086, i386 and x86_64
|
12 years ago |
|
n386set.pas
|
d0db391d7c
* cleanup of unused units
|
12 years ago |
|
popt386.pas
|
507edb16de
* use add/sub instead of inc/dec on modern CPUs when optimizing for speed
|
12 years ago |
|
r386ari.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r386att.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r386con.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r386dwrf.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r386int.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r386iri.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r386nasm.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r386nor.inc
|
283ff05127
* merged avx support in inline assembler developed by Torsten Grundke
|
13 years ago |
|
r386nri.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r386num.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r386ot.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r386rni.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r386sri.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r386stab.inc
|
283ff05127
* merged avx support in inline assembler developed by Torsten Grundke
|
13 years ago |
|
r386std.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
ra386att.pas
|
757ed4e8d3
* standard assembler reader for i386
|
20 years ago |
|
ra386int.pas
|
6c6bf452ca
* Fixed level 2 comment warnings.
|
17 years ago |
|
rgcpu.pas
|
b7fe6797bf
Merged revisions 2921-2922,2925 via svnmerge from
|
19 years ago |
|
rropt386.pas
|
7d459cf12a
* the compiler now explicitly keeps track of the minimally guaranteed
|
16 years ago |
nickysn
378afb69b2
* optimization in tcg386.g_intf_wrapper: use the much more efficient case 1