.. |
aasmcpu.pas
|
b91d965096
* m68k: initial support for ROL/ROR operations, defining 'cpurox' for CPU target can actually enable them. However it cannot be done outright because these instructions do not exits on Coldfire, and internal processing of RoX,Sar,BsX, etc. can not yet be switched depending on CPU subtype.
|
%!s(int64=11) %!d(string=hai) anos |
ag68kgas.pas
|
6d4a9aad66
pass new asm extra opt using -ao option
|
%!s(int64=11) %!d(string=hai) anos |
aoptcpu.pas
|
df7af34de9
m68k: very early optimizer implementation experiments
|
%!s(int64=11) %!d(string=hai) anos |
aoptcpub.pas
|
2f5ce095ce
* RefsHaveIndexReg -> cpurefshaveindexreg
|
%!s(int64=13) %!d(string=hai) anos |
aoptcpud.pas
|
790a4fe2d3
* log and id tags removed
|
%!s(int64=20) %!d(string=hai) anos |
cgcpu.pas
|
b91d965096
* m68k: initial support for ROL/ROR operations, defining 'cpurox' for CPU target can actually enable them. However it cannot be done outright because these instructions do not exits on Coldfire, and internal processing of RoX,Sar,BsX, etc. can not yet be switched depending on CPU subtype.
|
%!s(int64=11) %!d(string=hai) anos |
cpubase.pas
|
c79cd3beca
* m68k: fixed/completed the inverse_cond function.
|
%!s(int64=11) %!d(string=hai) anos |
cpuinfo.pas
|
7093efe4c4
fixed comment, no functional changes
|
%!s(int64=11) %!d(string=hai) anos |
cpunode.pas
|
519094055c
m68k: cleaned up and fixed cgcpu/fixref for coldfire at least; also enabled n68kmem node, so addressing with scaling is generated now
|
%!s(int64=11) %!d(string=hai) anos |
cpupara.pas
|
7949bebb8d
* synchronised with r28168 of trunk
|
%!s(int64=11) %!d(string=hai) anos |
cpupi.pas
|
786e814d49
Use the correct frame pointer register: A6 on Unixes and A5 on everything else. The only
|
%!s(int64=13) %!d(string=hai) anos |
cputarg.pas
|
df7af34de9
m68k: very early optimizer implementation experiments
|
%!s(int64=11) %!d(string=hai) anos |
hlcgcpu.pas
|
1516661249
+ new chlcgobj class reference variable that can be used to call thlcg*
|
%!s(int64=11) %!d(string=hai) anos |
itcpugas.pas
|
fe3d11118c
add string version of the new instructions to the right place. removed one more duplicate table.
|
%!s(int64=12) %!d(string=hai) anos |
m68kreg.dat
|
7ee09b9620
instead of supporting SP only, have register A7 defined, and have SP as an alias
|
%!s(int64=11) %!d(string=hai) anos |
n68kadd.pas
|
15e374f3c6
* m68k: fixed comparison of small sets, it should not modify sides. tw18013 is now correct when compiled with -O2.
|
%!s(int64=11) %!d(string=hai) anos |
n68kcal.pas
|
9c7c64a3af
* moved amiga/morphos-specific libsym-related field from tprocdef to
|
%!s(int64=11) %!d(string=hai) anos |
n68kcnv.pas
|
01febdd7f3
plain 68000 also doesn't support 123(dX)
|
%!s(int64=11) %!d(string=hai) anos |
n68kmat.pas
|
0262514939
* m68k: Transform 32-bit div/mod nodes into helper calls during pass 1. This is consistent with the way other targets do it, and results in pretty much nicer code.
|
%!s(int64=11) %!d(string=hai) anos |
n68kmem.pas
|
7949bebb8d
* synchronised with r28168 of trunk
|
%!s(int64=11) %!d(string=hai) anos |
r68kcon.inc
|
7ee09b9620
instead of supporting SP only, have register A7 defined, and have SP as an alias
|
%!s(int64=11) %!d(string=hai) anos |
r68kgas.inc
|
7ee09b9620
instead of supporting SP only, have register A7 defined, and have SP as an alias
|
%!s(int64=11) %!d(string=hai) anos |
r68kgri.inc
|
7ee09b9620
instead of supporting SP only, have register A7 defined, and have SP as an alias
|
%!s(int64=11) %!d(string=hai) anos |
r68knor.inc
|
b19572b41d
+ gas registers
|
%!s(int64=21) %!d(string=hai) anos |
r68knum.inc
|
2555cc8496
* register numbers for address registers fixed
|
%!s(int64=21) %!d(string=hai) anos |
r68krni.inc
|
b19572b41d
+ gas registers
|
%!s(int64=21) %!d(string=hai) anos |
r68ksri.inc
|
7ee09b9620
instead of supporting SP only, have register A7 defined, and have SP as an alias
|
%!s(int64=11) %!d(string=hai) anos |
r68ksta.inc
|
2555cc8496
* register numbers for address registers fixed
|
%!s(int64=21) %!d(string=hai) anos |
r68kstd.inc
|
7ee09b9620
instead of supporting SP only, have register A7 defined, and have SP as an alias
|
%!s(int64=11) %!d(string=hai) anos |
r68ksup.inc
|
7ee09b9620
instead of supporting SP only, have register A7 defined, and have SP as an alias
|
%!s(int64=11) %!d(string=hai) anos |
ra68k.pas
|
3b787b7187
m68k/ra68k.pas: fixed some multi level comment warnings, so it now compiles with warnings on
|
%!s(int64=11) %!d(string=hai) anos |
ra68kmot.pas
|
633eeb79ed
m68k/ra68kmot.pas: fixed a pointer to signed int cast warning, so it now compiles with warnings on
|
%!s(int64=11) %!d(string=hai) anos |
rgcpu.pas
|
b7fe6797bf
Merged revisions 2921-2922,2925 via svnmerge from
|
%!s(int64=19) %!d(string=hai) anos |
symcpu.pas
|
02495c17bd
Fix a typo. The CPU specific version of "ttypesym" should be called "tcputypesym" and not "tcpuypesym".
|
%!s(int64=11) %!d(string=hai) anos |