| .. |
|
aasmcpu.pas
|
e08c7b3642
+ z80: added condition checking in taicpu.Matches
|
il y a 5 ans |
|
agsdasz80.pas
|
86e04ddd5c
+ enable the sdasz80 lameness check permanently, because the system unit now
|
il y a 5 ans |
|
agz80asm.pas
|
3d81dd0b00
* ReplaceForbiddenAsmSymbolChars renamed ApplyAsmSymbolRestrictions, because now it also applies the
|
il y a 5 ans |
|
agz80vasm.pas
|
60c73dd14b
z80: fix typo in the previous commit
|
il y a 5 ans |
|
aoptcpu.pas
|
44d4b5ea83
* fixed warnings in aoptcpu
|
il y a 5 ans |
|
aoptcpub.pas
|
ea52a23179
+ skeleton for Z80 support
|
il y a 8 ans |
|
aoptcpud.pas
|
ea52a23179
+ skeleton for Z80 support
|
il y a 8 ans |
|
cgcpu.pas
|
7f769f024b
* Z80: fixed code generation for pure assembler routines, that have no parameters, no local variables
|
il y a 5 ans |
|
cpubase.pas
|
e08c7b3642
+ z80: added condition checking in taicpu.Matches
|
il y a 5 ans |
|
cpuinfo.pas
|
9cca44d3af
* tcputype.cpu_ez80 renamed .cpu_zilog_ez80
|
il y a 5 ans |
|
cpunode.pas
|
cae8a928c9
* fixed tz80loadparentfpnode.pass_generate_code to return result in an imaginary register sequence,
|
il y a 5 ans |
|
cpupara.pas
|
86bc22528a
- removed some commented out code from tcpuparamanager.get_funcretloc
|
il y a 5 ans |
|
cpupi.pas
|
391990e456
* tg.direction is always -1 on the Z80
|
il y a 5 ans |
|
cputarg.pas
|
23fc0fe66a
z80: added quick & dirty vasm assembler support to the target
|
il y a 5 ans |
|
hlcgcpu.pas
|
91289fddf4
+ emit a label in g_intf_wrapper, even though the entire function is not yet implemented. For now, this
|
il y a 5 ans |
|
nz80add.pas
|
368f4412c4
* handle nf_swapped properly in TZ80AddNode.second_cmp16_32_64bit
|
il y a 5 ans |
|
nz80cal.pas
|
b2549b63cd
* implemented pop_parasize for the Z80 and declared stdcall to be a clearstack pocall on this arch
|
il y a 5 ans |
|
nz80mat.pas
|
39574ac70e
+ implemented tz80notnode.second_boolean
|
il y a 5 ans |
|
nz80mem.pas
|
69c95115f6
- removed GetHigh, GetNextReg, GetLastReg, GetOffsetReg and GetOffsetReg64 from cpubase. The methods
|
il y a 5 ans |
|
raz80.pas
|
ea52a23179
+ skeleton for Z80 support
|
il y a 8 ans |
|
raz80asm.pas
|
6e1dd417cf
+ only allow the first operand to be a condition
|
il y a 5 ans |
|
rgcpu.pas
|
07a8af33b1
+ z80: generate correct code in do_spill_read and do_spill_written for spilling to temp offsets outside the range -128..127
|
il y a 5 ans |
|
rz80con.inc
|
20e2a0efac
+ added Z80 register AF'
|
il y a 5 ans |
|
rz80dwa.inc
|
20e2a0efac
+ added Z80 register AF'
|
il y a 5 ans |
|
rz80nor.inc
|
20e2a0efac
+ added Z80 register AF'
|
il y a 5 ans |
|
rz80num.inc
|
20e2a0efac
+ added Z80 register AF'
|
il y a 5 ans |
|
rz80rni.inc
|
20e2a0efac
+ added Z80 register AF'
|
il y a 5 ans |
|
rz80sri.inc
|
20e2a0efac
+ added Z80 register AF'
|
il y a 5 ans |
|
rz80sta.inc
|
20e2a0efac
+ added Z80 register AF'
|
il y a 5 ans |
|
rz80std.inc
|
20e2a0efac
+ added Z80 register AF'
|
il y a 5 ans |
|
rz80sup.inc
|
20e2a0efac
+ added Z80 register AF'
|
il y a 5 ans |
|
symcpu.pas
|
ea52a23179
+ skeleton for Z80 support
|
il y a 8 ans |
|
tgcpu.pas
|
391990e456
* tg.direction is always -1 on the Z80
|
il y a 5 ans |
|
z80ins.dat
|
a362c3247d
+ added instruction encoding info for all the remaining Z80 instructions
|
il y a 5 ans |
|
z80nop.inc
|
20eab5582f
+ generate the Z80 instruction enum and string table from z80ins.dat via a newly created tool
|
il y a 5 ans |
|
z80op.inc
|
20eab5582f
+ generate the Z80 instruction enum and string table from z80ins.dat via a newly created tool
|
il y a 5 ans |
|
z80reg.dat
|
20e2a0efac
+ added Z80 register AF'
|
il y a 5 ans |
|
z80stdopnames.inc
|
20eab5582f
+ generate the Z80 instruction enum and string table from z80ins.dat via a newly created tool
|
il y a 5 ans |
|
z80tab.inc
|
4b01ff605a
* changed max_operands to 2 for the Z80
|
il y a 5 ans |
nickysn
e08c7b3642
+ z80: added condition checking in taicpu.Matches