nx86inl.pas 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358
  1. {
  2. $Id$
  3. Copyright (c) 1998-2002 by Florian Klaempfl
  4. Generate x86 inline nodes
  5. This program is free software; you can redistribute it and/or modify
  6. it under the terms of the GNU General Public License as published by
  7. the Free Software Foundation; either version 2 of the License, or
  8. (at your option) any later version.
  9. This program is distributed in the hope that it will be useful,
  10. but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. GNU General Public License for more details.
  13. You should have received a copy of the GNU General Public License
  14. along with this program; if not, write to the Free Software
  15. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  16. ****************************************************************************
  17. }
  18. unit nx86inl;
  19. {$i fpcdefs.inc}
  20. interface
  21. uses
  22. node,ninl,ncginl;
  23. type
  24. tx86inlinenode = class(tcginlinenode)
  25. { first pass override
  26. so that the code generator will actually generate
  27. these nodes.
  28. }
  29. function first_pi: tnode ; override;
  30. function first_arctan_real: tnode; override;
  31. function first_abs_real: tnode; override;
  32. function first_sqr_real: tnode; override;
  33. function first_sqrt_real: tnode; override;
  34. function first_ln_real: tnode; override;
  35. function first_cos_real: tnode; override;
  36. function first_sin_real: tnode; override;
  37. { second pass override to generate these nodes }
  38. procedure second_IncludeExclude;override;
  39. procedure second_pi; override;
  40. procedure second_arctan_real; override;
  41. procedure second_abs_real; override;
  42. procedure second_sqr_real; override;
  43. procedure second_sqrt_real; override;
  44. procedure second_ln_real; override;
  45. procedure second_cos_real; override;
  46. procedure second_sin_real; override;
  47. procedure second_prefetch;override;
  48. private
  49. procedure load_fpu_location;
  50. end;
  51. implementation
  52. uses
  53. systems,
  54. globals,
  55. cutils,verbose,
  56. defutil,
  57. aasmtai,aasmcpu,
  58. cgbase,pass_2,
  59. cpuinfo,cpubase,paramgr,
  60. nbas,ncon,ncal,ncnv,nld,
  61. cga,cgx86,cgobj;
  62. {*****************************************************************************
  63. TX86INLINENODE
  64. *****************************************************************************}
  65. function tx86inlinenode.first_pi : tnode;
  66. begin
  67. expectloc:=LOC_FPUREGISTER;
  68. registersfpu:=1;
  69. first_pi := nil;
  70. end;
  71. function tx86inlinenode.first_arctan_real : tnode;
  72. begin
  73. expectloc:=LOC_FPUREGISTER;
  74. registersint:=left.registersint;
  75. registersfpu:=max(left.registersfpu,2);
  76. {$ifdef SUPPORT_MMX}
  77. registersmmx:=left.registersmmx;
  78. {$endif SUPPORT_MMX}
  79. first_arctan_real := nil;
  80. end;
  81. function tx86inlinenode.first_abs_real : tnode;
  82. begin
  83. expectloc:=LOC_FPUREGISTER;
  84. registersint:=left.registersint;
  85. registersfpu:=max(left.registersfpu,1);
  86. {$ifdef SUPPORT_MMX}
  87. registersmmx:=left.registersmmx;
  88. {$endif SUPPORT_MMX}
  89. first_abs_real := nil;
  90. end;
  91. function tx86inlinenode.first_sqr_real : tnode;
  92. begin
  93. expectloc:=LOC_FPUREGISTER;
  94. registersint:=left.registersint;
  95. registersfpu:=max(left.registersfpu,1);
  96. {$ifdef SUPPORT_MMX}
  97. registersmmx:=left.registersmmx;
  98. {$endif SUPPORT_MMX}
  99. first_sqr_real := nil;
  100. end;
  101. function tx86inlinenode.first_sqrt_real : tnode;
  102. begin
  103. expectloc:=LOC_FPUREGISTER;
  104. registersint:=left.registersint;
  105. registersfpu:=max(left.registersfpu,1);
  106. {$ifdef SUPPORT_MMX}
  107. registersmmx:=left.registersmmx;
  108. {$endif SUPPORT_MMX}
  109. first_sqrt_real := nil;
  110. end;
  111. function tx86inlinenode.first_ln_real : tnode;
  112. begin
  113. expectloc:=LOC_FPUREGISTER;
  114. registersint:=left.registersint;
  115. registersfpu:=max(left.registersfpu,2);
  116. {$ifdef SUPPORT_MMX}
  117. registersmmx:=left.registersmmx;
  118. {$endif SUPPORT_MMX}
  119. first_ln_real := nil;
  120. end;
  121. function tx86inlinenode.first_cos_real : tnode;
  122. begin
  123. expectloc:=LOC_FPUREGISTER;
  124. registersint:=left.registersint;
  125. registersfpu:=max(left.registersfpu,1);
  126. {$ifdef SUPPORT_MMX}
  127. registersmmx:=left.registersmmx;
  128. {$endif SUPPORT_MMX}
  129. first_cos_real := nil;
  130. end;
  131. function tx86inlinenode.first_sin_real : tnode;
  132. begin
  133. expectloc:=LOC_FPUREGISTER;
  134. registersint:=left.registersint;
  135. registersfpu:=max(left.registersfpu,1);
  136. {$ifdef SUPPORT_MMX}
  137. registersmmx:=left.registersmmx;
  138. {$endif SUPPORT_MMX}
  139. first_sin_real := nil;
  140. end;
  141. procedure tx86inlinenode.second_Pi;
  142. begin
  143. location_reset(location,LOC_FPUREGISTER,def_cgsize(resulttype.def));
  144. emit_none(A_FLDPI,S_NO);
  145. tcgx86(cg).inc_fpu_stack;
  146. location.register:=NR_FPU_RESULT_REG;
  147. end;
  148. { load the FPU into the an fpu register }
  149. procedure tx86inlinenode.load_fpu_location;
  150. begin
  151. location_reset(location,LOC_FPUREGISTER,def_cgsize(resulttype.def));
  152. location.register:=NR_FPU_RESULT_REG;
  153. secondpass(left);
  154. case left.location.loc of
  155. LOC_FPUREGISTER:
  156. ;
  157. LOC_CFPUREGISTER:
  158. begin
  159. cg.a_loadfpu_reg_reg(exprasmlist,left.location.size,
  160. left.location.register,location.register);
  161. end;
  162. LOC_REFERENCE,LOC_CREFERENCE:
  163. begin
  164. cg.a_loadfpu_ref_reg(exprasmlist,
  165. def_cgsize(left.resulttype.def),
  166. left.location.reference,location.register);
  167. location_release(exprasmlist,left.location);
  168. end
  169. else
  170. internalerror(309991);
  171. end;
  172. end;
  173. procedure tx86inlinenode.second_arctan_real;
  174. begin
  175. load_fpu_location;
  176. emit_none(A_FLD1,S_NO);
  177. emit_none(A_FPATAN,S_NO);
  178. end;
  179. procedure tx86inlinenode.second_abs_real;
  180. begin
  181. load_fpu_location;
  182. emit_none(A_FABS,S_NO);
  183. end;
  184. procedure tx86inlinenode.second_sqr_real;
  185. begin
  186. load_fpu_location;
  187. emit_reg_reg(A_FMUL,S_NO,NR_ST0,NR_ST0);
  188. end;
  189. procedure tx86inlinenode.second_sqrt_real;
  190. begin
  191. load_fpu_location;
  192. emit_none(A_FSQRT,S_NO);
  193. end;
  194. procedure tx86inlinenode.second_ln_real;
  195. begin
  196. load_fpu_location;
  197. emit_none(A_FLDLN2,S_NO);
  198. emit_none(A_FXCH,S_NO);
  199. emit_none(A_FYL2X,S_NO);
  200. end;
  201. procedure tx86inlinenode.second_cos_real;
  202. begin
  203. load_fpu_location;
  204. emit_none(A_FCOS,S_NO);
  205. end;
  206. procedure tx86inlinenode.second_sin_real;
  207. begin
  208. load_fpu_location;
  209. emit_none(A_FSIN,S_NO)
  210. end;
  211. procedure tx86inlinenode.second_prefetch;
  212. var
  213. ref : treference;
  214. r : tregister;
  215. begin
  216. {$ifdef i386}
  217. if aktspecificoptprocessor>=ClassPentium3 then
  218. {$endif i386}
  219. begin
  220. secondpass(left);
  221. case left.location.loc of
  222. LOC_CREFERENCE,
  223. LOC_REFERENCE:
  224. begin
  225. r:=cg.getintregister(exprasmlist,OS_ADDR);
  226. cg.a_loadaddr_ref_reg(exprasmlist,left.location.reference,r);
  227. location_release(exprasmlist,left.location);
  228. reference_reset(ref);
  229. ref.base:=r;
  230. exprasmlist.concat(taicpu.op_ref(A_PREFETCHNTA,S_NO,ref));
  231. cg.ungetregister(exprasmlist,r);
  232. end;
  233. else
  234. internalerror(200402021);
  235. end;
  236. end;
  237. end;
  238. {*****************************************************************************
  239. INCLUDE/EXCLUDE GENERIC HANDLING
  240. *****************************************************************************}
  241. procedure tx86inlinenode.second_IncludeExclude;
  242. var
  243. hregister : tregister;
  244. asmop : tasmop;
  245. L : cardinal;
  246. cgop : topcg;
  247. begin
  248. secondpass(tcallparanode(left).left);
  249. if tcallparanode(tcallparanode(left).right).left.nodetype=ordconstn then
  250. begin
  251. { calculate bit position }
  252. l:=cardinal(1 shl (tordconstnode(tcallparanode(tcallparanode(left).right).left).value mod 32));
  253. { determine operator }
  254. if inlinenumber=in_include_x_y then
  255. cgop:=OP_OR
  256. else
  257. begin
  258. cgop:=OP_AND;
  259. l:=not(l);
  260. end;
  261. if (tcallparanode(left).left.location.loc=LOC_REFERENCE) then
  262. begin
  263. inc(tcallparanode(left).left.location.reference.offset,
  264. (tordconstnode(tcallparanode(tcallparanode(left).right).left).value div 32)*4);
  265. cg.a_op_const_ref(exprasmlist,cgop,OS_INT,l,tcallparanode(left).left.location.reference);
  266. location_release(exprasmlist,tcallparanode(left).left.location);
  267. end
  268. else
  269. { LOC_CREGISTER }
  270. begin
  271. cg.a_op_const_reg(exprasmlist,cgop,tcallparanode(left).left.location.size,
  272. l,tcallparanode(left).left.location.register);
  273. end;
  274. end
  275. else
  276. begin
  277. { generate code for the element to set }
  278. secondpass(tcallparanode(tcallparanode(left).right).left);
  279. { determine asm operator }
  280. if inlinenumber=in_include_x_y then
  281. asmop:=A_BTS
  282. else
  283. asmop:=A_BTR;
  284. if tcallparanode(tcallparanode(left).right).left.location.loc in [LOC_CREGISTER,LOC_REGISTER] then
  285. { we don't need a mod 32 because this is done automatically }
  286. { by the bts instruction. For proper checking we would }
  287. { note: bts doesn't do any mod'ing, that's why we can also use }
  288. { it for normalsets! (JM) }
  289. { need a cmp and jmp, but this should be done by the }
  290. { type cast code which does range checking if necessary (FK) }
  291. begin
  292. hregister:=cg.makeregsize(Tcallparanode(Tcallparanode(left).right).left.location.register,OS_INT);
  293. end
  294. else
  295. begin
  296. hregister:=cg.getintregister(exprasmlist,OS_INT);
  297. end;
  298. location_release(exprasmlist,tcallparanode(tcallparanode(left).right).left.location);
  299. cg.a_load_loc_reg(exprasmlist,OS_INT,tcallparanode(tcallparanode(left).right).left.location,hregister);
  300. if (tcallparanode(left).left.location.loc=LOC_REFERENCE) then
  301. emit_reg_ref(asmop,S_L,hregister,tcallparanode(left).left.location.reference)
  302. else
  303. emit_reg_reg(asmop,S_L,hregister,tcallparanode(left).left.location.register);
  304. cg.ungetregister(exprasmlist,hregister);
  305. location_release(exprasmlist,Tcallparanode(left).left.location);
  306. end;
  307. end;
  308. end.
  309. {
  310. $Log$
  311. Revision 1.1 2004-02-05 01:24:08 florian
  312. * several fixes to compile x86-64 system
  313. }