| .. |
|
aasmcpu.pas
|
110a5642c0
- removed ait_weak/tai_weak, and replaced it with the previously existing
|
9 years ago |
|
agavrgas.pas
|
991e1f49bd
* store a pointer to the used tasminfo record in every assembler writer, so
|
10 years ago |
|
aoptcpu.pas
|
baae6ec169
Fix incorrect AVR optimization.
|
10 years ago |
|
aoptcpub.pas
|
03880c2f74
Added some peephole optimizations, and fixed generic unconditional jump optimizations, for AVR.
|
10 years ago |
|
aoptcpud.pas
|
bc73f9021c
Merged revisions 5891-10167,10169-10180 via svnmerge from
|
17 years ago |
|
avrreg.dat
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
cgcpu.pas
|
159c28eca8
Fix AVR comparison with zero.
|
9 years ago |
|
cpubase.pas
|
ffe67a93b4
Fix is_calljmp to include call instructions. This was breaking some optimizations previously.
|
10 years ago |
|
cpuinfo.pas
|
56b6cedcf4
* increase ram size of the avrsim controller target
|
9 years ago |
|
cpunode.pas
|
5ec4d38231
Add support for ram-less AVR chips and simultanously optimize flash/ram size the initfinal calling sequence.
|
10 years ago |
|
cpupara.pas
|
fa3b0ca312
* support marking defs created via the getreusable*() class methods as
|
10 years ago |
|
cpupi.pas
|
e733efbbc2
* proper tavrprocinfo.calc_stackframe_size
|
10 years ago |
|
cputarg.pas
|
0e13d07a31
+ more avr code
|
17 years ago |
|
hlcgcpu.pas
|
b745dcc64c
* moved g_external_wrapper() to the hlcg, and also g_intf_wrapper() because
|
11 years ago |
|
itcpugas.pas
|
652f623983
* mulsu opcode spelling fixed
|
10 years ago |
|
navradd.pas
|
d014572b8e
* do not use an extra register, if CPC does a comparison with 0,
|
10 years ago |
|
navrcnv.pas
|
061a1aacf3
* named class properly
|
10 years ago |
|
navrmat.pas
|
10b2ea3b1b
* use handle_locjump() instead of local inlined version
|
10 years ago |
|
navrutil.pas
|
5ec4d38231
Add support for ram-less AVR chips and simultanously optimize flash/ram size the initfinal calling sequence.
|
10 years ago |
|
raavr.pas
|
0e13d07a31
+ more avr code
|
17 years ago |
|
raavrgas.pas
|
2dae6a2dd7
Added predecrement addressing support to the AVR assembler reader
|
10 years ago |
|
ravrcon.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrdwa.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrnor.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrnum.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrrni.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrsri.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrsta.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrstd.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrsup.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
rgcpu.pas
|
cf58a7ad60
* cosmetics
|
10 years ago |
|
symcpu.pas
|
7dd1d6aa77
o fixes handling of iso i/o parameters/program parameters:
|
10 years ago |
florian
56b6cedcf4
* increase ram size of the avrsim controller target