| .. |
|
aasmcpu.pas
|
d0ae800da6
+ MIPS: Use INS and EXT instructions for bit manipulations when target CPU type is set to mips32r2.
|
12 years ago |
|
aoptcpu.pas
|
8e6d4b41e2
+ MIPS: started the peephole optimizer.
|
12 years ago |
|
aoptcpub.pas
|
93e0dd9c2f
* Patch from Fuxin Zhang: other mips and mipsel CPUs changes
|
13 years ago |
|
aoptcpud.pas
|
0c8546f94c
* more MIPS code of David Zhang integrated
|
15 years ago |
|
cgcpu.pas
|
9494fadf08
* MIPS: set pi_do_call flag for assembler procedures with stackframes, so in PIC mode it further receives pi_needs_got in PIC mode and allocates the GP save temp.
|
12 years ago |
|
cpubase.pas
|
f80ce76a69
+ MIPS: emulate "flags", i.e. support LOC_FLAGS location. This allows to generate differently optimized code for branching and for conversion to register, typically saving a register and instruction per compare.
|
12 years ago |
|
cpuelf.pas
|
e7f6b06969
+ MIPS internal linker: support TLS IE/LE and GPREL32 relocations, is now able to link tw14265.
|
12 years ago |
|
cpugas.pas
|
456f991c51
* MIPS: 3-operand forms of DIV and DIVU are not macros if first operand is $zero.
|
12 years ago |
|
cpuinfo.pas
|
1c84c3edbf
* Fixed label optimizer to work with MIPS, and enabled level 1 optimization for MIPS targets.
|
12 years ago |
|
cpunode.pas
|
a3ef2b42a8
Remove more TABs in sources
|
13 years ago |
|
cpupara.pas
|
c3350d13f9
* MIPS: floating point parameters on stack should be loaded to/from FPU registers directly, without using temp.
|
12 years ago |
|
cpupi.pas
|
404c3efa58
* MIPS: handle get_frame internally, so it sets pi_needs_stackframe flag on current procedure. This makes possible not to force pi_needs_stackframe on every procedure and thus omit saving/restoring $fp register when it is not necessary.
|
12 years ago |
|
cputarg.pas
|
32ffddaad8
+ ELF linker back-ends for ARM and MIPS.
|
12 years ago |
|
hlcgcpu.pas
|
d0ae800da6
+ MIPS: Use INS and EXT instructions for bit manipulations when target CPU type is set to mips32r2.
|
12 years ago |
|
itcpugas.pas
|
3d2a27c66c
* fix fpu register type
|
13 years ago |
|
mipsreg.dat
|
944d500d55
Change std reg names to allow use with GAS assembler
|
13 years ago |
|
ncpuadd.pas
|
f80ce76a69
+ MIPS: emulate "flags", i.e. support LOC_FLAGS location. This allows to generate differently optimized code for branching and for conversion to register, typically saving a register and instruction per compare.
|
12 years ago |
|
ncpucall.pas
|
a3ef2b42a8
Remove more TABs in sources
|
13 years ago |
|
ncpucnv.pas
|
f80ce76a69
+ MIPS: emulate "flags", i.e. support LOC_FLAGS location. This allows to generate differently optimized code for branching and for conversion to register, typically saving a register and instruction per compare.
|
12 years ago |
|
ncpuinln.pas
|
404c3efa58
* MIPS: handle get_frame internally, so it sets pi_needs_stackframe flag on current procedure. This makes possible not to force pi_needs_stackframe on every procedure and thus omit saving/restoring $fp register when it is not necessary.
|
12 years ago |
|
ncpuld.pas
|
4b820a1ca5
- Removed tcgloadnode.generate_picvaraccess, it is never used and is not necessary because PIC stuff is handled at lower levels.
|
12 years ago |
|
ncpumat.pas
|
f80ce76a69
+ MIPS: emulate "flags", i.e. support LOC_FLAGS location. This allows to generate differently optimized code for branching and for conversion to register, typically saving a register and instruction per compare.
|
12 years ago |
|
ncpuset.pas
|
121271c38f
* MIPS case node: simplified code a bit.
|
12 years ago |
|
opcode.inc
|
828309e61d
- MIPS: removed opcodes that are not in any known documentation.
|
12 years ago |
|
racpugas.pas
|
2868a30cce
+ Added mips32r2 opcodes needed for pic32.
|
12 years ago |
|
rgcpu.pas
|
8b8553991a
+ MIPS: prevent coalescing written-to registers with $sp,$fp,$zero and $at.
|
12 years ago |
|
rmipscon.inc
|
de4a96f96d
* fixes several register allocation related mips issues
|
13 years ago |
|
rmipsdwf.inc
|
f58fcdf401
+ basic mips stuff
|
20 years ago |
|
rmipsgas.inc
|
ae37b9f5b9
* fix floating point registers gas name
|
13 years ago |
|
rmipsgri.inc
|
ae37b9f5b9
* fix floating point registers gas name
|
13 years ago |
|
rmipsgss.inc
|
f58fcdf401
+ basic mips stuff
|
20 years ago |
|
rmipsnor.inc
|
f58fcdf401
+ basic mips stuff
|
20 years ago |
|
rmipsnum.inc
|
de4a96f96d
* fixes several register allocation related mips issues
|
13 years ago |
|
rmipsrni.inc
|
f58fcdf401
+ basic mips stuff
|
20 years ago |
|
rmipssri.inc
|
944d500d55
Change std reg names to allow use with GAS assembler
|
13 years ago |
|
rmipssta.inc
|
f58fcdf401
+ basic mips stuff
|
20 years ago |
|
rmipsstd.inc
|
944d500d55
Change std reg names to allow use with GAS assembler
|
13 years ago |
|
rmipssup.inc
|
de4a96f96d
* fixes several register allocation related mips issues
|
13 years ago |
|
strinst.inc
|
828309e61d
- MIPS: removed opcodes that are not in any known documentation.
|
12 years ago |
sergei
e7f6b06969
+ MIPS internal linker: support TLS IE/LE and GPREL32 relocations, is now able to link tw14265.