nx86cnv.pas 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396
  1. {
  2. Copyright (c) 1998-2002 by Florian Klaempfl
  3. Generate for x86-64 and i386 assembler for type converting nodes
  4. This program is free software; you can redistribute it and/or modify
  5. it under the terms of the GNU General Public License as published by
  6. the Free Software Foundation; either version 2 of the License, or
  7. (at your option) any later version.
  8. This program is distributed in the hope that it will be useful,
  9. but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. GNU General Public License for more details.
  12. You should have received a copy of the GNU General Public License
  13. along with this program; if not, write to the Free Software
  14. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  15. ****************************************************************************
  16. }
  17. unit nx86cnv;
  18. {$i fpcdefs.inc}
  19. interface
  20. uses
  21. node,ncgcnv,defutil,defcmp;
  22. type
  23. tx86typeconvnode = class(tcgtypeconvnode)
  24. protected
  25. function first_real_to_real : tnode;override;
  26. { procedure second_int_to_int;override; }
  27. { procedure second_string_to_string;override; }
  28. { procedure second_cstring_to_pchar;override; }
  29. { procedure second_string_to_chararray;override; }
  30. { procedure second_array_to_pointer;override; }
  31. { procedure second_pointer_to_array;override; }
  32. { procedure second_chararray_to_string;override; }
  33. { procedure second_char_to_string;override; }
  34. function first_int_to_real: tnode; override;
  35. procedure second_int_to_real;override;
  36. { procedure second_real_to_real;override; }
  37. { procedure second_cord_to_pointer;override; }
  38. { procedure second_proc_to_procvar;override; }
  39. { procedure second_bool_to_int;override; }
  40. procedure second_int_to_bool;override;
  41. { procedure second_load_smallset;override; }
  42. { procedure second_ansistring_to_pchar;override; }
  43. { procedure second_pchar_to_string;override; }
  44. { procedure second_class_to_intf;override; }
  45. { procedure second_char_to_char;override; }
  46. end;
  47. implementation
  48. uses
  49. verbose,systems,globals,globtype,
  50. aasmbase,aasmtai,aasmcpu,
  51. symconst,symdef,
  52. cgbase,cga,pass_2,
  53. ncon,ncal,ncnv,
  54. cpubase,
  55. cgutils,cgobj,cgx86,ncgutil,
  56. tgobj;
  57. function tx86typeconvnode.first_real_to_real : tnode;
  58. begin
  59. first_real_to_real:=nil;
  60. { comp isn't a floating type }
  61. if (tfloatdef(resulttype.def).typ=s64comp) and
  62. (tfloatdef(left.resulttype.def).typ<>s64comp) and
  63. not (nf_explicit in flags) then
  64. CGMessage(type_w_convert_real_2_comp);
  65. if use_sse(resulttype.def) then
  66. begin
  67. if registersmm<1 then
  68. registersmm:=1;
  69. expectloc:=LOC_MMREGISTER;
  70. end
  71. else
  72. begin
  73. if registersfpu<1 then
  74. registersfpu:=1;
  75. expectloc:=LOC_FPUREGISTER;
  76. end;
  77. end;
  78. procedure tx86typeconvnode.second_int_to_bool;
  79. var
  80. hregister : tregister;
  81. {$ifndef cpu64bit}
  82. href : treference;
  83. {$endif cpu64bit}
  84. resflags : tresflags;
  85. hlabel,oldtruelabel,oldfalselabel : tasmlabel;
  86. begin
  87. oldtruelabel:=truelabel;
  88. oldfalselabel:=falselabel;
  89. objectlibrary.getjumplabel(truelabel);
  90. objectlibrary.getjumplabel(falselabel);
  91. secondpass(left);
  92. if codegenerror then
  93. exit;
  94. { byte(boolean) or word(wordbool) or longint(longbool) must }
  95. { be accepted for var parameters }
  96. if (nf_explicit in flags) and
  97. (left.resulttype.def.size=resulttype.def.size) and
  98. (left.location.loc in [LOC_REFERENCE,LOC_CREFERENCE,LOC_CREGISTER]) then
  99. begin
  100. location_copy(location,left.location);
  101. truelabel:=oldtruelabel;
  102. falselabel:=oldfalselabel;
  103. exit;
  104. end;
  105. { Load left node into flag F_NE/F_E }
  106. resflags:=F_NE;
  107. case left.location.loc of
  108. LOC_CREFERENCE,
  109. LOC_REFERENCE :
  110. begin
  111. {$ifndef cpu64bit}
  112. if left.location.size in [OS_64,OS_S64] then
  113. begin
  114. hregister:=cg.getintregister(exprasmlist,OS_INT);
  115. cg.a_load_ref_reg(exprasmlist,OS_32,OS_32,left.location.reference,hregister);
  116. href:=left.location.reference;
  117. inc(href.offset,4);
  118. cg.a_op_ref_reg(exprasmlist,OP_OR,OS_32,href,hregister);
  119. end
  120. else
  121. {$endif cpu64bit}
  122. begin
  123. location_force_reg(exprasmlist,left.location,left.location.size,true);
  124. cg.a_op_reg_reg(exprasmlist,OP_OR,left.location.size,left.location.register,left.location.register);
  125. end;
  126. end;
  127. LOC_FLAGS :
  128. begin
  129. resflags:=left.location.resflags;
  130. end;
  131. LOC_REGISTER,LOC_CREGISTER :
  132. begin
  133. {$ifndef cpu64bit}
  134. if left.location.size in [OS_64,OS_S64] then
  135. begin
  136. hregister:=cg.getintregister(exprasmlist,OS_32);
  137. cg.a_load_reg_reg(exprasmlist,OS_32,OS_32,left.location.register64.reglo,hregister);
  138. cg.a_op_reg_reg(exprasmlist,OP_OR,OS_32,left.location.register64.reghi,hregister);
  139. end
  140. else
  141. {$endif cpu64bit}
  142. cg.a_op_reg_reg(exprasmlist,OP_OR,left.location.size,left.location.register,left.location.register);
  143. end;
  144. LOC_JUMP :
  145. begin
  146. hregister:=cg.getintregister(exprasmlist,OS_INT);
  147. objectlibrary.getjumplabel(hlabel);
  148. cg.a_label(exprasmlist,truelabel);
  149. cg.a_load_const_reg(exprasmlist,OS_INT,1,hregister);
  150. cg.a_jmp_always(exprasmlist,hlabel);
  151. cg.a_label(exprasmlist,falselabel);
  152. cg.a_load_const_reg(exprasmlist,OS_INT,0,hregister);
  153. cg.a_label(exprasmlist,hlabel);
  154. cg.a_op_reg_reg(exprasmlist,OP_OR,OS_INT,hregister,hregister);
  155. end;
  156. else
  157. internalerror(10062);
  158. end;
  159. { load flags to register }
  160. location_reset(location,LOC_REGISTER,def_cgsize(resulttype.def));
  161. location.register:=cg.getintregister(exprasmlist,location.size);
  162. cg.g_flags2reg(exprasmlist,location.size,resflags,location.register);
  163. truelabel:=oldtruelabel;
  164. falselabel:=oldfalselabel;
  165. end;
  166. function tx86typeconvnode.first_int_to_real : tnode;
  167. begin
  168. first_int_to_real:=nil;
  169. if registersfpu<1 then
  170. registersfpu:=1;
  171. expectloc:=LOC_FPUREGISTER;
  172. end;
  173. procedure tx86typeconvnode.second_int_to_real;
  174. var
  175. href : treference;
  176. hregister : tregister;
  177. l1,l2 : tasmlabel;
  178. signtested : boolean;
  179. hreg : tregister;
  180. op : tasmop;
  181. begin
  182. {$ifdef x86_64}
  183. if use_sse(resulttype.def) then
  184. begin
  185. if is_double(resulttype.def) then
  186. op:=A_CVTSI2SD
  187. else if is_single(resulttype.def) then
  188. op:=A_CVTSI2SS
  189. else
  190. internalerror(200506061);
  191. location_reset(location,LOC_MMREGISTER,def_cgsize(resulttype.def));
  192. location.register:=cg.getmmregister(exprasmlist,def_cgsize(resulttype.def));
  193. if (left.location.loc=LOC_REGISTER) and (torddef(left.resulttype.def).typ=u64bit) then
  194. begin
  195. {$ifdef cpu64bit}
  196. emit_const_reg(A_BT,S_Q,63,left.location.register);
  197. {$else cpu64bit}
  198. emit_const_reg(A_BT,S_L,31,left.location.register64.reghi);
  199. {$endif cpu64bit}
  200. signtested:=true;
  201. end
  202. else
  203. signtested:=false;
  204. case torddef(left.resulttype.def).typ of
  205. u64bit:
  206. begin
  207. { unsigned 64 bit ints are harder to handle:
  208. we load bits 0..62 and then check bit 63:
  209. if it is 1 then we add $80000000 000000000
  210. as double }
  211. objectlibrary.getdatalabel(l1);
  212. objectlibrary.getjumplabel(l2);
  213. if not(signtested) then
  214. begin
  215. inc(left.location.reference.offset,4);
  216. emit_const_ref(A_BT,S_L,31,left.location.reference);
  217. dec(left.location.reference.offset,4);
  218. end;
  219. exprasmlist.concat(taicpu.op_ref_reg(op,S_Q,left.location.reference,location.register));
  220. cg.a_jmp_flags(exprasmlist,F_NC,l2);
  221. asmlist[al_typedconsts].concat(Tai_label.Create(l1));
  222. reference_reset_symbol(href,l1,0);
  223. { I got these constant from a test program (FK) }
  224. if is_double(resulttype.def) then
  225. begin
  226. { double (2^64) }
  227. asmlist[al_typedconsts].concat(Tai_const.Create_32bit(0));
  228. asmlist[al_typedconsts].concat(Tai_const.Create_32bit($43f00000));
  229. { simplify for PIC }
  230. cg.make_simple_ref(exprasmlist,href);
  231. exprasmlist.concat(taicpu.op_ref_reg(A_ADDSD,S_NO,href,location.register));
  232. end
  233. else if is_single(resulttype.def) then
  234. begin
  235. { single(2^64) }
  236. asmlist[al_typedconsts].concat(Tai_const.Create_32bit($5f800000));
  237. { simplify for PIC }
  238. cg.make_simple_ref(exprasmlist,href);
  239. exprasmlist.concat(taicpu.op_ref_reg(A_ADDSS,S_NO,href,location.register));
  240. end
  241. else
  242. internalerror(200506071);
  243. cg.a_label(exprasmlist,l2);
  244. end
  245. else
  246. begin
  247. if (left.resulttype.def.size=4) and not(torddef(left.resulttype.def).typ=u32bit) then
  248. begin
  249. case left.location.loc of
  250. LOC_CREFERENCE,
  251. LOC_REFERENCE :
  252. exprasmList.concat(Taicpu.op_ref_reg(op,S_L,left.location.reference,location.register));
  253. LOC_CREGISTER,
  254. LOC_REGISTER :
  255. exprasmList.concat(Taicpu.op_reg_reg(op,S_L,left.location.register,location.register));
  256. else
  257. internalerror(200506072);
  258. end;
  259. end
  260. else if left.resulttype.def.size=8 then
  261. begin
  262. case left.location.loc of
  263. LOC_CREFERENCE,
  264. LOC_REFERENCE :
  265. exprasmList.concat(Taicpu.op_ref_reg(op,S_Q,left.location.reference,location.register));
  266. LOC_CREGISTER,
  267. LOC_REGISTER :
  268. exprasmList.concat(Taicpu.op_reg_reg(op,S_Q,left.location.register,location.register));
  269. else
  270. internalerror(200506073);
  271. end;
  272. end
  273. else
  274. begin
  275. hreg:=cg.getintregister(exprasmlist,OS_64);
  276. cg.a_load_loc_reg(exprasmlist,OS_64,left.location,hreg);
  277. exprasmList.concat(Taicpu.Op_reg_reg(op,S_NO,hreg,location.register));
  278. end
  279. end;
  280. end;
  281. end
  282. else
  283. {$endif x86_64}
  284. begin
  285. location_reset(location,LOC_FPUREGISTER,def_cgsize(resulttype.def));
  286. if (left.location.loc=LOC_REGISTER) and (torddef(left.resulttype.def).typ=u64bit) then
  287. begin
  288. {$ifdef cpu64bit}
  289. emit_const_reg(A_BT,S_Q,63,left.location.register);
  290. {$else cpu64bit}
  291. emit_const_reg(A_BT,S_L,31,left.location.register64.reghi);
  292. {$endif cpu64bit}
  293. signtested:=true;
  294. end
  295. else
  296. signtested:=false;
  297. { We need to load from a reference }
  298. location_force_mem(exprasmlist,left.location);
  299. { For u32bit we need to load it as comp and need to
  300. make it 64bits }
  301. if (torddef(left.resulttype.def).typ=u32bit) then
  302. begin
  303. tg.GetTemp(exprasmlist,8,tt_normal,href);
  304. location_freetemp(exprasmlist,left.location);
  305. cg.a_load_ref_ref(exprasmlist,left.location.size,OS_32,left.location.reference,href);
  306. inc(href.offset,4);
  307. cg.a_load_const_ref(exprasmlist,OS_32,0,href);
  308. dec(href.offset,4);
  309. left.location.reference:=href;
  310. end;
  311. { Load from reference to fpu reg }
  312. case torddef(left.resulttype.def).typ of
  313. u32bit,
  314. scurrency,
  315. s64bit:
  316. exprasmlist.concat(taicpu.op_ref(A_FILD,S_IQ,left.location.reference));
  317. u64bit:
  318. begin
  319. { unsigned 64 bit ints are harder to handle:
  320. we load bits 0..62 and then check bit 63:
  321. if it is 1 then we add $80000000 000000000
  322. as double }
  323. objectlibrary.getdatalabel(l1);
  324. objectlibrary.getjumplabel(l2);
  325. if not(signtested) then
  326. begin
  327. inc(left.location.reference.offset,4);
  328. emit_const_ref(A_BT,S_L,31,left.location.reference);
  329. dec(left.location.reference.offset,4);
  330. end;
  331. exprasmlist.concat(taicpu.op_ref(A_FILD,S_IQ,left.location.reference));
  332. cg.a_jmp_flags(exprasmlist,F_NC,l2);
  333. asmlist[al_typedconsts].concat(Tai_label.Create(l1));
  334. { I got this constant from a test program (FK) }
  335. asmlist[al_typedconsts].concat(Tai_const.Create_32bit(0));
  336. asmlist[al_typedconsts].concat(Tai_const.Create_32bit(longint ($80000000)));
  337. asmlist[al_typedconsts].concat(Tai_const.Create_32bit($0000403f));
  338. reference_reset_symbol(href,l1,0);
  339. exprasmlist.concat(Taicpu.Op_ref(A_FLD,S_FX,href));
  340. exprasmlist.concat(Taicpu.Op_reg_reg(A_FADDP,S_NO,NR_ST,NR_ST1));
  341. cg.a_label(exprasmlist,l2);
  342. end
  343. else
  344. begin
  345. if left.resulttype.def.size<4 then
  346. begin
  347. tg.GetTemp(exprasmlist,4,tt_normal,href);
  348. location_freetemp(exprasmlist,left.location);
  349. cg.a_load_ref_ref(exprasmlist,left.location.size,OS_32,left.location.reference,href);
  350. left.location.reference:=href;
  351. end;
  352. exprasmlist.concat(taicpu.op_ref(A_FILD,S_IL,left.location.reference));
  353. end;
  354. end;
  355. location_freetemp(exprasmlist,left.location);
  356. tcgx86(cg).inc_fpu_stack;
  357. location.register:=NR_ST;
  358. end;
  359. end;
  360. begin
  361. ctypeconvnode:=tx86typeconvnode
  362. end.