nx86cnv.pas 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324
  1. {
  2. $Id$
  3. Copyright (c) 1998-2002 by Florian Klaempfl
  4. Generate for x86-64 and i386 assembler for type converting nodes
  5. This program is free software; you can redistribute it and/or modify
  6. it under the terms of the GNU General Public License as published by
  7. the Free Software Foundation; either version 2 of the License, or
  8. (at your option) any later version.
  9. This program is distributed in the hope that it will be useful,
  10. but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. GNU General Public License for more details.
  13. You should have received a copy of the GNU General Public License
  14. along with this program; if not, write to the Free Software
  15. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  16. ****************************************************************************
  17. }
  18. unit nx86cnv;
  19. {$i fpcdefs.inc}
  20. interface
  21. uses
  22. node,ncgcnv,defutil,defcmp;
  23. type
  24. tx86typeconvnode = class(tcgtypeconvnode)
  25. protected
  26. function first_real_to_real : tnode;override;
  27. { procedure second_int_to_int;override; }
  28. { procedure second_string_to_string;override; }
  29. { procedure second_cstring_to_pchar;override; }
  30. { procedure second_string_to_chararray;override; }
  31. { procedure second_array_to_pointer;override; }
  32. { procedure second_pointer_to_array;override; }
  33. { procedure second_chararray_to_string;override; }
  34. { procedure second_char_to_string;override; }
  35. function first_int_to_real: tnode; override;
  36. procedure second_int_to_real;override;
  37. { procedure second_real_to_real;override; }
  38. { procedure second_cord_to_pointer;override; }
  39. { procedure second_proc_to_procvar;override; }
  40. { procedure second_bool_to_int;override; }
  41. procedure second_int_to_bool;override;
  42. { procedure second_load_smallset;override; }
  43. { procedure second_ansistring_to_pchar;override; }
  44. { procedure second_pchar_to_string;override; }
  45. { procedure second_class_to_intf;override; }
  46. { procedure second_char_to_char;override; }
  47. end;
  48. implementation
  49. uses
  50. verbose,systems,globals,
  51. aasmbase,aasmtai,aasmcpu,
  52. symconst,symdef,
  53. cgbase,cga,pass_2,
  54. ncon,ncal,ncnv,
  55. cpubase,
  56. cgutils,cgobj,cgx86,ncgutil,
  57. tgobj;
  58. function tx86typeconvnode.first_real_to_real : tnode;
  59. begin
  60. first_real_to_real:=nil;
  61. { comp isn't a floating type }
  62. if (tfloatdef(resulttype.def).typ=s64comp) and
  63. (tfloatdef(left.resulttype.def).typ<>s64comp) and
  64. not (nf_explicit in flags) then
  65. CGMessage(type_w_convert_real_2_comp);
  66. if use_sse(resulttype.def) then
  67. begin
  68. if registersmm<1 then
  69. registersmm:=1;
  70. expectloc:=LOC_MMREGISTER;
  71. end
  72. else
  73. begin
  74. if registersfpu<1 then
  75. registersfpu:=1;
  76. expectloc:=LOC_FPUREGISTER;
  77. end;
  78. end;
  79. procedure tx86typeconvnode.second_int_to_bool;
  80. var
  81. hregister : tregister;
  82. href : treference;
  83. resflags : tresflags;
  84. hlabel,oldtruelabel,oldfalselabel : tasmlabel;
  85. begin
  86. oldtruelabel:=truelabel;
  87. oldfalselabel:=falselabel;
  88. objectlibrary.getlabel(truelabel);
  89. objectlibrary.getlabel(falselabel);
  90. secondpass(left);
  91. if codegenerror then
  92. exit;
  93. { byte(boolean) or word(wordbool) or longint(longbool) must }
  94. { be accepted for var parameters }
  95. if (nf_explicit in flags) and
  96. (left.resulttype.def.size=resulttype.def.size) and
  97. (left.location.loc in [LOC_REFERENCE,LOC_CREFERENCE,LOC_CREGISTER]) then
  98. begin
  99. location_copy(location,left.location);
  100. truelabel:=oldtruelabel;
  101. falselabel:=oldfalselabel;
  102. exit;
  103. end;
  104. { Load left node into flag F_NE/F_E }
  105. resflags:=F_NE;
  106. case left.location.loc of
  107. LOC_CREFERENCE,
  108. LOC_REFERENCE :
  109. begin
  110. {$ifndef cpu64bit}
  111. if left.location.size in [OS_64,OS_S64] then
  112. begin
  113. location_release(exprasmlist,left.location);
  114. hregister:=cg.getintregister(exprasmlist,OS_INT);
  115. cg.a_load_ref_reg(exprasmlist,OS_32,OS_32,left.location.reference,hregister);
  116. href:=left.location.reference;
  117. inc(href.offset,4);
  118. cg.ungetregister(exprasmlist,hregister);
  119. cg.a_op_ref_reg(exprasmlist,OP_OR,OS_32,href,hregister);
  120. end
  121. else
  122. {$endif cpu64bit}
  123. begin
  124. location_force_reg(exprasmlist,left.location,left.location.size,true);
  125. location_release(exprasmlist,left.location);
  126. cg.a_op_reg_reg(exprasmlist,OP_OR,left.location.size,left.location.register,left.location.register);
  127. end;
  128. end;
  129. LOC_FLAGS :
  130. begin
  131. resflags:=left.location.resflags;
  132. end;
  133. LOC_REGISTER,LOC_CREGISTER :
  134. begin
  135. {$ifndef cpu64bit}
  136. if left.location.size in [OS_64,OS_S64] then
  137. begin
  138. hregister:=cg.getintregister(exprasmlist,OS_32);
  139. cg.a_load_reg_reg(exprasmlist,OS_32,OS_32,left.location.registerlow,hregister);
  140. cg.ungetregister(exprasmlist,hregister);
  141. location_release(exprasmlist,left.location);
  142. cg.a_op_reg_reg(exprasmlist,OP_OR,OS_32,left.location.registerhigh,hregister);
  143. end
  144. else
  145. {$endif cpu64bit}
  146. begin
  147. location_release(exprasmlist,left.location);
  148. cg.a_op_reg_reg(exprasmlist,OP_OR,left.location.size,left.location.register,left.location.register);
  149. end;
  150. end;
  151. LOC_JUMP :
  152. begin
  153. hregister:=cg.getintregister(exprasmlist,OS_INT);
  154. objectlibrary.getlabel(hlabel);
  155. cg.a_label(exprasmlist,truelabel);
  156. cg.a_load_const_reg(exprasmlist,OS_INT,1,hregister);
  157. cg.a_jmp_always(exprasmlist,hlabel);
  158. cg.a_label(exprasmlist,falselabel);
  159. cg.a_load_const_reg(exprasmlist,OS_INT,0,hregister);
  160. cg.a_label(exprasmlist,hlabel);
  161. cg.ungetregister(exprasmlist,hregister);
  162. cg.a_op_reg_reg(exprasmlist,OP_OR,OS_INT,hregister,hregister);
  163. end;
  164. else
  165. internalerror(10062);
  166. end;
  167. { load flags to register }
  168. location_reset(location,LOC_REGISTER,def_cgsize(resulttype.def));
  169. location.register:=cg.getintregister(exprasmlist,location.size);
  170. cg.g_flags2reg(exprasmlist,location.size,resflags,location.register);
  171. truelabel:=oldtruelabel;
  172. falselabel:=oldfalselabel;
  173. end;
  174. function tx86typeconvnode.first_int_to_real : tnode;
  175. begin
  176. first_int_to_real:=nil;
  177. if registersfpu<1 then
  178. registersfpu:=1;
  179. expectloc:=LOC_FPUREGISTER;
  180. end;
  181. procedure tx86typeconvnode.second_int_to_real;
  182. var
  183. href : treference;
  184. hregister : tregister;
  185. l1,l2 : tasmlabel;
  186. begin
  187. location_reset(location,LOC_FPUREGISTER,def_cgsize(resulttype.def));
  188. { We need to load from a reference }
  189. location_force_mem(exprasmlist,left.location);
  190. { For u32bit we need to load it as comp and need to
  191. make it 64bits }
  192. if (torddef(left.resulttype.def).typ=u32bit) then
  193. begin
  194. tg.GetTemp(exprasmlist,8,tt_normal,href);
  195. location_release(exprasmlist,left.location);
  196. location_freetemp(exprasmlist,left.location);
  197. cg.a_load_ref_ref(exprasmlist,left.location.size,OS_32,left.location.reference,href);
  198. inc(href.offset,4);
  199. cg.a_load_const_ref(exprasmlist,OS_32,0,href);
  200. dec(href.offset,4);
  201. left.location.reference:=href;
  202. end;
  203. { Load from reference to fpu reg }
  204. location_release(exprasmlist,left.location);
  205. case torddef(left.resulttype.def).typ of
  206. u32bit,
  207. scurrency,
  208. s64bit:
  209. exprasmlist.concat(taicpu.op_ref(A_FILD,S_IQ,left.location.reference));
  210. u64bit:
  211. begin
  212. { unsigned 64 bit ints are harder to handle: }
  213. { we load bits 0..62 and then check bit 63: }
  214. { if it is 1 then we add $80000000 000000000 }
  215. { as double }
  216. inc(left.location.reference.offset,4);
  217. hregister:=cg.getintregister(exprasmlist,OS_32);
  218. cg.a_load_ref_reg(exprasmlist,OS_INT,OS_INT,left.location.reference,hregister);
  219. emit_const_ref(A_AND,S_L,$7fffffff,left.location.reference);
  220. emit_const_reg(A_TEST,S_L,longint($80000000),hregister);
  221. cg.ungetregister(exprasmlist,hregister);
  222. dec(left.location.reference.offset,4);
  223. exprasmlist.concat(taicpu.op_ref(A_FILD,S_IQ,left.location.reference));
  224. objectlibrary.getdatalabel(l1);
  225. objectlibrary.getlabel(l2);
  226. cg.a_jmp_flags(exprasmlist,F_E,l2);
  227. Consts.concat(Tai_label.Create(l1));
  228. { I got this constant from a test progtram (FK) }
  229. Consts.concat(Tai_const.Create_32bit(0));
  230. Consts.concat(Tai_const.Create_32bit(1138753536));
  231. reference_reset_symbol(href,l1,0);
  232. emit_ref(A_FADD,S_FL,href);
  233. cg.a_label(exprasmlist,l2);
  234. end
  235. else
  236. begin
  237. if left.resulttype.def.size<4 then
  238. begin
  239. tg.GetTemp(exprasmlist,4,tt_normal,href);
  240. location_freetemp(exprasmlist,left.location);
  241. cg.a_load_ref_ref(exprasmlist,left.location.size,OS_32,left.location.reference,href);
  242. left.location.reference:=href;
  243. end;
  244. exprasmlist.concat(taicpu.op_ref(A_FILD,S_IL,left.location.reference));
  245. end;
  246. end;
  247. location_freetemp(exprasmlist,left.location);
  248. tcgx86(cg).inc_fpu_stack;
  249. location.register:=NR_ST;
  250. end;
  251. end.
  252. {
  253. $Log$
  254. Revision 1.10 2004-02-27 10:21:06 florian
  255. * top_symbol killed
  256. + refaddr to treference added
  257. + refsymbol to treference added
  258. * top_local stuff moved to an extra record to save memory
  259. + aint introduced
  260. * tppufile.get/putint64/aint implemented
  261. Revision 1.9 2004/02/05 01:24:08 florian
  262. * several fixes to compile x86-64 system
  263. Revision 1.8 2003/12/26 00:32:22 florian
  264. + fpu<->mm register conversion
  265. Revision 1.7 2003/10/10 17:48:14 peter
  266. * old trgobj moved to x86/rgcpu and renamed to trgx86fpu
  267. * tregisteralloctor renamed to trgobj
  268. * removed rgobj from a lot of units
  269. * moved location_* and reference_* to cgobj
  270. * first things for mmx register allocation
  271. Revision 1.6 2003/10/09 21:31:38 daniel
  272. * Register allocator splitted, ans abstract now
  273. Revision 1.5 2003/10/01 20:34:51 peter
  274. * procinfo unit contains tprocinfo
  275. * cginfo renamed to cgbase
  276. * moved cgmessage to verbose
  277. * fixed ppc and sparc compiles
  278. Revision 1.4 2003/09/28 21:48:57 peter
  279. * fix register leak
  280. Revision 1.3 2003/09/03 15:55:02 peter
  281. * NEWRA branch merged
  282. Revision 1.2.2.1 2003/08/31 15:46:26 peter
  283. * more updates for tregister
  284. Revision 1.2 2003/05/22 21:33:31 peter
  285. * removed some unit dependencies
  286. Revision 1.1 2003/05/01 08:02:42 florian
  287. * i386 and x86-64 share second_int_to_bool, moved to nx86cnv.pas
  288. }