| .. |
|
aasmcpu.pas
|
d561e8ab57
m68k: generate smarter shifting/rotation code on 68k, for example by utilizing the SWAP instruction
|
11 years ago |
|
ag68kgas.pas
|
6d4a9aad66
pass new asm extra opt using -ao option
|
11 years ago |
|
aoptcpu.pas
|
df7af34de9
m68k: very early optimizer implementation experiments
|
11 years ago |
|
aoptcpub.pas
|
2f5ce095ce
* RefsHaveIndexReg -> cpurefshaveindexreg
|
13 years ago |
|
aoptcpud.pas
|
790a4fe2d3
* log and id tags removed
|
20 years ago |
|
cgcpu.pas
|
3b205742b6
m68k: also try to optimize a special case of OP_SAR using the SWAP instruction
|
11 years ago |
|
cpubase.pas
|
8acc260a09
m68k: added the byterev and ff1 CF ISAA+/ISAC instructions, also added byterev as a CPU capability
|
11 years ago |
|
cpuinfo.pas
|
8acc260a09
m68k: added the byterev and ff1 CF ISAA+/ISAC instructions, also added byterev as a CPU capability
|
11 years ago |
|
cpunode.pas
|
519094055c
m68k: cleaned up and fixed cgcpu/fixref for coldfire at least; also enabled n68kmem node, so addressing with scaling is generated now
|
11 years ago |
|
cpupara.pas
|
b7da785688
* m68k: support stack cleanup at caller side, fixed calculation of pushed parameters size and offsets and cleaned out another pile of junk.
|
11 years ago |
|
cpupi.pas
|
786e814d49
Use the correct frame pointer register: A6 on Unixes and A5 on everything else. The only
|
12 years ago |
|
cputarg.pas
|
df7af34de9
m68k: very early optimizer implementation experiments
|
11 years ago |
|
hlcgcpu.pas
|
72e9cfee24
* create/destroy also the high level code generator for all architectures,
|
14 years ago |
|
itcpugas.pas
|
8acc260a09
m68k: added the byterev and ff1 CF ISAA+/ISAC instructions, also added byterev as a CPU capability
|
11 years ago |
|
m68kreg.dat
|
7ee09b9620
instead of supporting SP only, have register A7 defined, and have SP as an alias
|
11 years ago |
|
n68kadd.pas
|
392da9e43f
* fix warnings when compiling the compiler with DFA optimizer enabled on m68k
|
11 years ago |
|
n68kcal.pas
|
b7da785688
* m68k: support stack cleanup at caller side, fixed calculation of pushed parameters size and offsets and cleaned out another pile of junk.
|
11 years ago |
|
n68kcnv.pas
|
01febdd7f3
plain 68000 also doesn't support 123(dX)
|
11 years ago |
|
n68kmat.pas
|
01c8ee158d
- removed unused variables
|
11 years ago |
|
n68kmem.pas
|
2881bc81b1
m68k: tweaks and fixes in n68kmem. the node is still disabled, needs further fixes in cgcpu/fixref to work properly
|
11 years ago |
|
r68kcon.inc
|
7ee09b9620
instead of supporting SP only, have register A7 defined, and have SP as an alias
|
11 years ago |
|
r68kgas.inc
|
7ee09b9620
instead of supporting SP only, have register A7 defined, and have SP as an alias
|
11 years ago |
|
r68kgri.inc
|
7ee09b9620
instead of supporting SP only, have register A7 defined, and have SP as an alias
|
11 years ago |
|
r68knor.inc
|
b19572b41d
+ gas registers
|
21 years ago |
|
r68knum.inc
|
2555cc8496
* register numbers for address registers fixed
|
21 years ago |
|
r68krni.inc
|
b19572b41d
+ gas registers
|
21 years ago |
|
r68ksri.inc
|
7ee09b9620
instead of supporting SP only, have register A7 defined, and have SP as an alias
|
11 years ago |
|
r68ksta.inc
|
2555cc8496
* register numbers for address registers fixed
|
21 years ago |
|
r68kstd.inc
|
7ee09b9620
instead of supporting SP only, have register A7 defined, and have SP as an alias
|
11 years ago |
|
r68ksup.inc
|
7ee09b9620
instead of supporting SP only, have register A7 defined, and have SP as an alias
|
11 years ago |
|
ra68k.pas
|
392da9e43f
* fix warnings when compiling the compiler with DFA optimizer enabled on m68k
|
11 years ago |
|
ra68kmot.pas
|
392da9e43f
* fix warnings when compiling the compiler with DFA optimizer enabled on m68k
|
11 years ago |
|
rgcpu.pas
|
ccc9bc0941
m68k: plain 68000 also needs extra handling for large offsets
|
11 years ago |
|
symcpu.pas
|
aa6b62cf4c
Add new procedure option: po_syscall_has_libsym,
|
10 years ago |
pierre
aa6b62cf4c
Add new procedure option: po_syscall_has_libsym,