cpubase.pas 20 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623
  1. {
  2. Copyright (c) 1998-2002 by Florian Klaempfl
  3. Contains the base types for the m68k
  4. This program is free software; you can redistribute it and/or modify
  5. it under the terms of the GNU General Public License as published by
  6. the Free Software Foundation; either version 2 of the License, or
  7. (at your option) any later version.
  8. This program is distributed in the hope that it will be useful,
  9. but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. GNU General Public License for more details.
  12. You should have received a copy of the GNU General Public License
  13. along with this program; if not, write to the Free Software
  14. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  15. ****************************************************************************
  16. }
  17. { This Unit contains the base types for the m68k
  18. }
  19. unit cpubase;
  20. {$i fpcdefs.inc}
  21. interface
  22. uses
  23. globtype,globals,
  24. strings,cutils,cclasses,aasmbase,cpuinfo,cgbase;
  25. {*****************************************************************************
  26. Assembler Opcodes
  27. *****************************************************************************}
  28. type
  29. tasmop = {$i m68kop.inc}
  30. {# This should define the array of instructions as string }
  31. op2strtable=array[tasmop] of string[11];
  32. Const
  33. {# First value of opcode enumeration }
  34. firstop = low(tasmop);
  35. {# Last value of opcode enumeration }
  36. lastop = high(tasmop);
  37. {*****************************************************************************
  38. Registers
  39. *****************************************************************************}
  40. type
  41. { Number of registers used for indexing in tables }
  42. tregisterindex=0..{$i r68knor.inc}-1;
  43. const
  44. { Available Superregisters }
  45. {$i r68ksup.inc}
  46. RS_SP = RS_A7;
  47. R_SUBWHOLE = R_SUBD;
  48. { Available Registers }
  49. {$i r68kcon.inc}
  50. NR_SP = NR_A7;
  51. { Integer Super registers first and last }
  52. first_int_imreg = 8;
  53. { Float Super register first and last }
  54. first_fpu_imreg = 8;
  55. { Integer Super registers first and last }
  56. first_addr_imreg = 8;
  57. { MM Super register first and last }
  58. first_mm_supreg = 0;
  59. first_mm_imreg = 0;
  60. maxfpuregs = 8;
  61. { include regnumber_count_bsstart }
  62. {$i r68kbss.inc}
  63. regnumber_table : array[tregisterindex] of tregister = (
  64. {$i r68knum.inc}
  65. );
  66. regstabs_table : array[tregisterindex] of shortint = (
  67. {$i r68ksta.inc}
  68. );
  69. regdwarf_table : array[tregisterindex] of shortint = (
  70. { TODO: reused stabs values!}
  71. {$i r68ksta.inc}
  72. );
  73. { registers which may be destroyed by calls }
  74. VOLATILE_INTREGISTERS = [RS_D0,RS_D1];
  75. VOLATILE_FPUREGISTERS = [RS_FP0,RS_FP1];
  76. VOLATILE_ADDRESSREGISTERS = [RS_A0,RS_A1];
  77. {*****************************************************************************
  78. Conditions
  79. *****************************************************************************}
  80. type
  81. TAsmCond=(C_None,
  82. C_CC,C_LS,C_CS,C_LT,C_EQ,C_MI,C_F,C_NE,
  83. C_GE,C_PL,C_GT,C_T,C_HI,C_VC,C_LE,C_VS
  84. );
  85. const
  86. cond2str:array[TAsmCond] of string[3]=('',
  87. 'cc','ls','cs','lt','eq','mi','f','ne',
  88. 'ge','pl','gt','t','hi','vc','le','vs'
  89. );
  90. {*****************************************************************************
  91. Flags
  92. *****************************************************************************}
  93. type
  94. TResFlags = (
  95. F_E,F_NE,
  96. F_G,F_L,F_GE,F_LE,F_C,F_NC,F_A,F_AE,F_B,F_BE,
  97. F_FE,F_FNE,
  98. F_FG,F_FL,F_FGE,F_FLE
  99. );
  100. const
  101. FloatResFlags = [F_FE..F_FLE];
  102. {*****************************************************************************
  103. Reference
  104. *****************************************************************************}
  105. type
  106. { direction of address register : }
  107. { (An) (An)+ -(An) }
  108. tdirection = (dir_none,dir_inc,dir_dec);
  109. {*****************************************************************************
  110. Operand Sizes
  111. *****************************************************************************}
  112. { S_NO = No Size of operand }
  113. { S_B = 8-bit size operand }
  114. { S_W = 16-bit size operand }
  115. { S_L = 32-bit size operand }
  116. { Floating point types }
  117. { S_FS = single type (32 bit) }
  118. { S_FD = double/64bit integer }
  119. { S_FX = Extended type }
  120. topsize = (S_NO,S_B,S_W,S_L,S_FS,S_FD,S_FX,S_IQ);
  121. TOpSizes = set of topsize;
  122. {*****************************************************************************
  123. Constants
  124. *****************************************************************************}
  125. const
  126. {# maximum number of operands in assembler instruction }
  127. max_operands = 4;
  128. {*****************************************************************************
  129. Default generic sizes
  130. *****************************************************************************}
  131. {# Defines the default address size for a processor, }
  132. OS_ADDR = OS_32;
  133. {# the natural int size for a processor,
  134. has to match osuinttype/ossinttype as initialized in psystem }
  135. OS_INT = OS_32;
  136. OS_SINT = OS_S32;
  137. {# the maximum float size for a processor, }
  138. OS_FLOAT = OS_F64;
  139. {# the size of a vector register for a processor }
  140. OS_VECTOR = OS_M128;
  141. {*****************************************************************************
  142. GDB Information
  143. *****************************************************************************}
  144. {# Register indexes for stabs information, when some
  145. parameters or variables are stored in registers.
  146. Taken from m68kelf.h (DBX_REGISTER_NUMBER)
  147. from GCC 3.x source code.
  148. This is not compatible with the m68k-sun
  149. implementation.
  150. }
  151. stab_regindex : array[tregisterindex] of shortint =
  152. (
  153. {$i r68ksta.inc}
  154. );
  155. {*****************************************************************************
  156. Generic Register names
  157. *****************************************************************************}
  158. {# Stack pointer register }
  159. NR_STACK_POINTER_REG = NR_SP;
  160. RS_STACK_POINTER_REG = RS_SP;
  161. {# Frame pointer register }
  162. { Frame pointer register (initialized in tcpuprocinfo.init_framepointer) }
  163. RS_FRAME_POINTER_REG: tsuperregister = RS_NO;
  164. NR_FRAME_POINTER_REG: tregister = NR_NO;
  165. {# Register for addressing absolute data in a position independant way,
  166. such as in PIC code. The exact meaning is ABI specific. For
  167. further information look at GCC source : PIC_OFFSET_TABLE_REGNUM
  168. }
  169. RS_PIC_OFFSET_REG: tsuperregister = RS_NO;
  170. NR_PIC_OFFSET_REG: tregister = NR_NO;
  171. { Return address for DWARF }
  172. NR_RETURN_ADDRESS_REG = NR_A0;
  173. RS_RETURN_ADDRESS_REG = RS_A0;
  174. { Results are returned in this register (32-bit values) }
  175. NR_FUNCTION_RETURN_REG = NR_D0;
  176. RS_FUNCTION_RETURN_REG = RS_D0;
  177. { Low part of 64bit return value }
  178. NR_FUNCTION_RETURN64_LOW_REG = NR_D0;
  179. RS_FUNCTION_RETURN64_LOW_REG = RS_D0;
  180. { High part of 64bit return value }
  181. NR_FUNCTION_RETURN64_HIGH_REG = NR_D1;
  182. RS_FUNCTION_RETURN64_HIGH_REG = RS_D1;
  183. { The value returned from a function is available in this register }
  184. NR_FUNCTION_RESULT_REG = NR_FUNCTION_RETURN_REG;
  185. RS_FUNCTION_RESULT_REG = RS_FUNCTION_RETURN_REG;
  186. { The lowh part of 64bit value returned from a function }
  187. NR_FUNCTION_RESULT64_LOW_REG = NR_FUNCTION_RETURN64_LOW_REG;
  188. RS_FUNCTION_RESULT64_LOW_REG = RS_FUNCTION_RETURN64_LOW_REG;
  189. { The high part of 64bit value returned from a function }
  190. NR_FUNCTION_RESULT64_HIGH_REG = NR_FUNCTION_RETURN64_HIGH_REG;
  191. RS_FUNCTION_RESULT64_HIGH_REG = RS_FUNCTION_RETURN64_HIGH_REG;
  192. {# Floating point results will be placed into this register }
  193. NR_FPU_RESULT_REG = NR_FP0;
  194. {# This is m68k C ABI specific. Some ABIs expect the address of the
  195. return struct result value in this register. Note that it could be
  196. either A0 or A1, so later it must be decided on target/ABI specific
  197. basis. We start with A1 now, because that's what Linux/m68k does
  198. currently. (KB) }
  199. RS_M68K_STRUCT_RESULT_REG: tsuperregister = RS_A1;
  200. NR_M68K_STRUCT_RESULT_REG: tregister = NR_A1;
  201. NR_DEFAULTFLAGS = NR_SR;
  202. RS_DEFAULTFLAGS = RS_SR;
  203. {*****************************************************************************
  204. GCC /ABI linking information
  205. *****************************************************************************}
  206. {# Required parameter alignment when calling a routine declared as
  207. stdcall and cdecl. The alignment value should be the one defined
  208. by GCC or the target ABI.
  209. The value of this constant is equal to the constant
  210. PARM_BOUNDARY / BITS_PER_UNIT in the GCC source.
  211. }
  212. std_param_align = 4; { for 32-bit version only }
  213. {*****************************************************************************
  214. CPU Dependent Constants
  215. *****************************************************************************}
  216. {*****************************************************************************
  217. Helpers
  218. *****************************************************************************}
  219. const
  220. tcgsize2opsize: Array[tcgsize] of topsize =
  221. (S_NO,S_B,S_W,S_L,S_L,S_NO,S_B,S_W,S_L,S_L,S_NO,
  222. S_FS,S_FD,S_FX,S_NO,S_NO,
  223. S_NO,S_NO,S_NO,S_NO,S_NO,S_NO,S_NO);
  224. function is_calljmp(o:tasmop):boolean;
  225. procedure inverse_flags(var r : TResFlags);
  226. function flags_to_cond(const f: TResFlags) : TAsmCond;
  227. function cgsize2subreg(regtype: tregistertype; s:Tcgsize):Tsubregister;
  228. function reg_cgsize(const reg: tregister): tcgsize;
  229. function findreg_by_number(r:Tregister):tregisterindex;
  230. function std_regnum_search(const s:string):Tregister;
  231. function std_regname(r:Tregister):string;
  232. function isaddressregister(reg : tregister) : boolean;
  233. function isintregister(reg : tregister) : boolean;
  234. function fpuregopsize: TOpSize; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  235. function fpuregsize: aint; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  236. function needs_unaligned(const refalignment: aint; const size: tcgsize): boolean;
  237. function isregoverlap(reg1: tregister; reg2: tregister): boolean;
  238. function inverse_cond(const c: TAsmCond): TAsmCond; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  239. function conditions_equal(const c1, c2: TAsmCond): boolean; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  240. { Checks if Subset is a subset of c (e.g. "less than" is a subset of "less than or equal" }
  241. function condition_in(const Subset, c: TAsmCond): Boolean;
  242. function dwarf_reg(r:tregister):shortint;
  243. function dwarf_reg_no_error(r:tregister):shortint;
  244. function eh_return_data_regno(nr: longint): longint;
  245. function isvalue8bit(val: tcgint): boolean;
  246. function isvalue16bit(val: tcgint): boolean;
  247. function isvalueforaddqsubq(val: tcgint): boolean;
  248. implementation
  249. uses
  250. verbose,
  251. rgbase;
  252. const
  253. std_regname_table : TRegNameTable = (
  254. {$i r68kstd.inc}
  255. );
  256. std_regfullname_table : TRegNameTable = (
  257. {$i r68kstdf.inc}
  258. );
  259. regnumber_index : array[tregisterindex] of tregisterindex = (
  260. {$i r68krni.inc}
  261. );
  262. std_regname_index : array[tregisterindex] of tregisterindex = (
  263. {$i r68ksri.inc}
  264. );
  265. {*****************************************************************************
  266. Helpers
  267. *****************************************************************************}
  268. function is_calljmp(o:tasmop):boolean;
  269. begin
  270. case o of
  271. A_BXX,A_FBXX,A_DBXX,
  272. A_BHS,A_BLO,A_BHI,A_BLS,A_BCC,A_BCS,A_BNE,A_BEQ,A_BVC,A_BVS,
  273. A_BPL,A_BMI,A_BGE,A_BLT,A_BGT,A_BLE,A_BRA,
  274. A_DBT,A_DBF,A_DBHI,A_DBLS,A_DBCC,A_DBHS,A_DBCS,A_DBLO,A_DBNE,
  275. A_DBEQ,A_DBVC,A_DBVS,A_DBPL,A_DBMI,A_DBGE,A_DBLT,A_DBGT,A_DBLE,
  276. A_DBRA,
  277. A_FBF,A_FBEQ,A_FBOGT,A_FBOGE,A_FBOLT,A_FBOLE,A_FBOGL,A_FBOR,A_FBUN,
  278. A_FBUEQ,A_FBUGT,A_FBUGE,A_FBULT,A_FBULE,A_FBNE,A_FBT,A_FBSF,A_FBSEQ,
  279. A_FBGT,A_FBGE,A_FBLT,A_FBLE,A_FBGL,A_FBGLE,A_FBNGLE,A_FBNGL,A_FBNLE,
  280. A_FBNLT,A_FBNGE,A_FBNGT,A_FBSNE,A_FBST,
  281. A_FDBF,A_FDBEQ,A_FDBOGT,A_FDBOGE,A_FDBOLT,A_FDBOLE,A_FDBOGL,A_FDBOR,
  282. A_FDBUN,A_FDBUEQ,A_FDBUGT,A_FDBUGE,A_FDBULT,A_FDBULE,A_FDBNE,A_FDBT,
  283. A_FDBSF,A_FDBSEQ,A_FDBGT,A_FDBGE,A_FDBLT,A_FDBLE,A_FDBGL,A_FDBGLE,
  284. A_FDBNGLE,A_FDBNGL,A_FDBNLE,A_FDBNLT,A_FDBNGE,A_FDBNGT,A_FDBSNE,
  285. A_FDBST,
  286. A_JSR,A_BSR,A_JMP:
  287. is_calljmp:=true;
  288. else
  289. is_calljmp:=false;
  290. end;
  291. end;
  292. procedure inverse_flags(var r: TResFlags);
  293. const flagsinvers : array[F_E..F_FLE] of tresflags =
  294. (F_NE,F_E,
  295. F_LE,F_GE,
  296. F_L,F_G,
  297. F_NC,F_C,
  298. F_BE,F_B,
  299. F_AE,F_A,
  300. F_FNE,F_FE,
  301. F_FLE,F_FGE,
  302. F_FL,F_G);
  303. begin
  304. r:=flagsinvers[r];
  305. end;
  306. function flags_to_cond(const f: TResFlags) : TAsmCond;
  307. const flags2cond: array[tresflags] of tasmcond = (
  308. C_EQ,{F_E equal}
  309. C_NE,{F_NE not equal}
  310. C_GT,{F_G gt signed}
  311. C_LT,{F_L lt signed}
  312. C_GE,{F_GE ge signed}
  313. C_LE,{F_LE le signed}
  314. C_CS,{F_C carry set}
  315. C_CC,{F_NC carry clear}
  316. C_HI,{F_A gt unsigned}
  317. C_CC,{F_AE ge unsigned}
  318. C_CS,{F_B lt unsigned}
  319. C_LS,{F_BE le unsigned}
  320. C_EQ,{F_FEQ }
  321. C_NE,{F_FNE }
  322. C_GT,{F_FG }
  323. C_LT,{F_FL }
  324. C_GE,{F_FGE }
  325. C_LE);{F_FLE }
  326. begin
  327. flags_to_cond := flags2cond[f];
  328. end;
  329. function cgsize2subreg(regtype: tregistertype; s:Tcgsize):Tsubregister;
  330. begin
  331. case regtype of
  332. R_INTREGISTER:
  333. if (CPUM68K_HAS_BYTEWORDMATH in cpu_capabilities[current_settings.cputype]) then
  334. case s of
  335. OS_8,OS_S8:
  336. cgsize2subreg:=R_SUBL;
  337. OS_16,OS_S16:
  338. cgsize2subreg:=R_SUBW;
  339. OS_32,OS_S32:
  340. cgsize2subreg:=R_SUBD;
  341. OS_64,OS_S64:
  342. cgsize2subreg:=R_SUBWHOLE;
  343. OS_NO:
  344. cgsize2subreg:=R_SUBNONE;
  345. else
  346. internalerror(2019090801);
  347. end
  348. else
  349. case s of
  350. OS_8,OS_S8,
  351. OS_16,OS_S16,
  352. OS_32,OS_S32,
  353. OS_64,OS_S64:
  354. cgsize2subreg:=R_SUBWHOLE;
  355. OS_NO:
  356. cgsize2subreg:=R_SUBNONE;
  357. else
  358. internalerror(2019090803);
  359. end;
  360. R_ADDRESSREGISTER:
  361. cgsize2subreg:=R_SUBWHOLE;
  362. R_FPUREGISTER:
  363. cgsize2subreg:=R_SUBNONE;
  364. else
  365. internalerror(2019090802);
  366. end;
  367. end;
  368. function reg_cgsize(const reg: tregister): tcgsize;
  369. { 68881 & compatibles -> 80 bit }
  370. { CF FPU -> 64 bit }
  371. const
  372. fpureg_cgsize: array[boolean] of tcgsize = ( OS_F80, OS_F64 );
  373. begin
  374. case getregtype(reg) of
  375. R_ADDRESSREGISTER,
  376. R_INTREGISTER :
  377. result:=OS_32;
  378. R_FPUREGISTER :
  379. result:=fpureg_cgsize[current_settings.fputype = fpu_coldfire];
  380. else
  381. internalerror(200303181);
  382. end;
  383. end;
  384. function findreg_by_number(r:Tregister):tregisterindex;
  385. begin
  386. result:=findreg_by_number_table(r,regnumber_index);
  387. end;
  388. function std_regnum_search(const s:string):Tregister;
  389. begin
  390. result:=regnumber_table[findreg_by_name_table(s,std_regname_table,std_regname_index)];
  391. if result=NR_NO then
  392. begin
  393. result:=regnumber_table[findreg_by_name_table(s,std_regfullname_table,std_regname_index)];
  394. end;
  395. end;
  396. function std_regname(r:Tregister):string;
  397. var
  398. p : tregisterindex;
  399. begin
  400. p:=findreg_by_number_table(r,regnumber_index);
  401. if p<>0 then
  402. result:=std_regname_table[p]
  403. else
  404. result:=generic_regname(r);
  405. end;
  406. function isaddressregister(reg : tregister) : boolean; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  407. begin
  408. result:=getregtype(reg)=R_ADDRESSREGISTER;
  409. end;
  410. function isintregister(reg : tregister) : boolean; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  411. begin
  412. result:=getregtype(reg)=R_INTREGISTER;
  413. end;
  414. function fpuregopsize: TOpSize; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  415. const
  416. fpu_regopsize: array[boolean] of TOpSize = ( S_FX, S_FD );
  417. begin
  418. result:=fpu_regopsize[current_settings.fputype = fpu_coldfire];
  419. end;
  420. function fpuregsize: aint; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  421. const
  422. fpu_regsize: array[boolean] of aint = ( 12, 8 ); { S_FX is 12 bytes on '881 }
  423. begin
  424. result:=fpu_regsize[current_settings.fputype = fpu_coldfire];
  425. end;
  426. function needs_unaligned(const refalignment: aint; const size: tcgsize): boolean;
  427. begin
  428. result:=not(CPUM68K_HAS_UNALIGNED in cpu_capabilities[current_settings.cputype]) and
  429. (refalignment = 1) and
  430. (tcgsize2size[size] > 1);
  431. end;
  432. // the function returns true, if the registers overlap (subreg of the same superregister and same type)
  433. function isregoverlap(reg1: tregister; reg2: tregister): boolean;
  434. begin
  435. tregisterrec(reg1).subreg:=R_SUBNONE;
  436. tregisterrec(reg2).subreg:=R_SUBNONE;
  437. result:=reg1=reg2;
  438. end;
  439. function inverse_cond(const c: TAsmCond): TAsmCond; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  440. const
  441. inverse:array[TAsmCond] of TAsmCond=(C_None,
  442. //C_CC,C_LS,C_CS,C_LT,C_EQ,C_MI,C_F,C_NE,
  443. C_CS,C_HI,C_CC,C_GE,C_NE,C_PL,C_T,C_EQ,
  444. //C_GE,C_PL,C_GT,C_T,C_HI,C_VC,C_LE,C_VS
  445. C_LT,C_MI,C_LE,C_F,C_LS,C_VS,C_GT,C_VC
  446. );
  447. begin
  448. result := inverse[c];
  449. end;
  450. function conditions_equal(const c1, c2: TAsmCond): boolean; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  451. begin
  452. result := c1 = c2;
  453. end;
  454. { Checks if Subset is a subset of c (e.g. "less than" is a subset of "less than or equal" }
  455. function condition_in(const Subset, c: TAsmCond): Boolean;
  456. begin
  457. Result := (c = C_None) or conditions_equal(Subset, c);
  458. { Please update as necessary. [Kit] }
  459. if not Result then
  460. case Subset of
  461. C_EQ:
  462. Result := (c in [C_GE, C_LE]);
  463. C_LT:
  464. Result := (c in [C_LE]);
  465. C_GT:
  466. Result := (c in [C_GE]);
  467. else
  468. Result := False;
  469. end;
  470. end;
  471. function dwarf_reg(r:tregister):shortint;
  472. begin
  473. result:=regdwarf_table[findreg_by_number(r)];
  474. if result=-1 then
  475. internalerror(200603251);
  476. end;
  477. function dwarf_reg_no_error(r:tregister):shortint;
  478. begin
  479. result:=regdwarf_table[findreg_by_number(r)];
  480. end;
  481. function eh_return_data_regno(nr: longint): longint;
  482. begin
  483. result:=-1;
  484. end;
  485. { returns true if given value fits to an 8bit signed integer }
  486. function isvalue8bit(val: tcgint): boolean;
  487. begin
  488. isvalue8bit := (val >= low(shortint)) and (val <= high(shortint));
  489. end;
  490. { returns true if given value fits to a 16bit signed integer }
  491. function isvalue16bit(val: tcgint): boolean;
  492. begin
  493. isvalue16bit := (val >= low(smallint)) and (val <= high(smallint));
  494. end;
  495. { returns true if given value fits addq/subq argument, so in 1 - 8 range }
  496. function isvalueforaddqsubq(val: tcgint): boolean;
  497. begin
  498. isvalueforaddqsubq := (val >= 1) and (val <= 8);
  499. end;
  500. end.