nx86cnv.pas 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378
  1. {
  2. Copyright (c) 1998-2002 by Florian Klaempfl
  3. Generate for x86-64 and i386 assembler for type converting nodes
  4. This program is free software; you can redistribute it and/or modify
  5. it under the terms of the GNU General Public License as published by
  6. the Free Software Foundation; either version 2 of the License, or
  7. (at your option) any later version.
  8. This program is distributed in the hope that it will be useful,
  9. but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. GNU General Public License for more details.
  12. You should have received a copy of the GNU General Public License
  13. along with this program; if not, write to the Free Software
  14. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  15. ****************************************************************************
  16. }
  17. unit nx86cnv;
  18. {$i fpcdefs.inc}
  19. interface
  20. uses
  21. node,ncgcnv,defutil,defcmp;
  22. type
  23. tx86typeconvnode = class(tcgtypeconvnode)
  24. protected
  25. function first_real_to_real : tnode;override;
  26. { procedure second_int_to_int;override; }
  27. { procedure second_string_to_string;override; }
  28. { procedure second_cstring_to_pchar;override; }
  29. { procedure second_string_to_chararray;override; }
  30. { procedure second_array_to_pointer;override; }
  31. { procedure second_pointer_to_array;override; }
  32. { procedure second_chararray_to_string;override; }
  33. { procedure second_char_to_string;override; }
  34. function first_int_to_real: tnode; override;
  35. procedure second_int_to_real;override;
  36. { procedure second_real_to_real;override; }
  37. { procedure second_cord_to_pointer;override; }
  38. { procedure second_proc_to_procvar;override; }
  39. { procedure second_bool_to_int;override; }
  40. procedure second_int_to_bool;override;
  41. { procedure second_set_to_set;override; }
  42. { procedure second_ansistring_to_pchar;override; }
  43. { procedure second_pchar_to_string;override; }
  44. { procedure second_class_to_intf;override; }
  45. { procedure second_char_to_char;override; }
  46. end;
  47. implementation
  48. uses
  49. verbose,systems,globals,globtype,
  50. aasmbase,aasmtai,aasmdata,aasmcpu,
  51. symconst,symdef,
  52. cgbase,cga,procinfo,pass_1,pass_2,
  53. ncon,ncal,ncnv,
  54. cpubase,
  55. cgutils,cgobj,cgx86,ncgutil,
  56. tgobj;
  57. function tx86typeconvnode.first_real_to_real : tnode;
  58. begin
  59. first_real_to_real:=nil;
  60. { comp isn't a floating type }
  61. if (tfloatdef(resultdef).floattype=s64comp) and
  62. (tfloatdef(left.resultdef).floattype<>s64comp) and
  63. not (nf_explicit in flags) then
  64. CGMessage(type_w_convert_real_2_comp);
  65. if use_vectorfpu(resultdef) then
  66. expectloc:=LOC_MMREGISTER
  67. else
  68. expectloc:=LOC_FPUREGISTER;
  69. end;
  70. procedure tx86typeconvnode.second_int_to_bool;
  71. var
  72. {$ifndef cpu64bitalu}
  73. hreg2,
  74. hregister : tregister;
  75. href : treference;
  76. {$endif not cpu64bitalu}
  77. resflags : tresflags;
  78. hlabel,oldTrueLabel,oldFalseLabel : tasmlabel;
  79. newsize : tcgsize;
  80. begin
  81. oldTrueLabel:=current_procinfo.CurrTrueLabel;
  82. oldFalseLabel:=current_procinfo.CurrFalseLabel;
  83. current_asmdata.getjumplabel(current_procinfo.CurrTrueLabel);
  84. current_asmdata.getjumplabel(current_procinfo.CurrFalseLabel);
  85. secondpass(left);
  86. if codegenerror then
  87. exit;
  88. { Explicit typecasts from any ordinal type to a boolean type }
  89. { must not change the ordinal value }
  90. if (nf_explicit in flags) and
  91. not(left.location.loc in [LOC_FLAGS,LOC_JUMP]) then
  92. begin
  93. location_copy(location,left.location);
  94. newsize:=def_cgsize(resultdef);
  95. { change of size? change sign only if location is LOC_(C)REGISTER? Then we have to sign/zero-extend }
  96. if (tcgsize2size[newsize]<>tcgsize2size[left.location.size]) or
  97. ((newsize<>left.location.size) and (location.loc in [LOC_REGISTER,LOC_CREGISTER])) then
  98. location_force_reg(current_asmdata.CurrAsmList,location,newsize,true)
  99. else
  100. location.size:=newsize;
  101. current_procinfo.CurrTrueLabel:=oldTrueLabel;
  102. current_procinfo.CurrFalseLabel:=oldFalseLabel;
  103. exit;
  104. end;
  105. { Load left node into flag F_NE/F_E }
  106. resflags:=F_NE;
  107. if (left.location.loc in [LOC_SUBSETREG,LOC_CSUBSETREG,LOC_SUBSETREF,LOC_CSUBSETREF]) then
  108. location_force_reg(current_asmdata.CurrAsmList,left.location,left.location.size,true);
  109. case left.location.loc of
  110. LOC_CREFERENCE,
  111. LOC_REFERENCE :
  112. begin
  113. {$ifndef cpu64bitalu}
  114. if left.location.size in [OS_64,OS_S64] then
  115. begin
  116. hregister:=cg.getintregister(current_asmdata.CurrAsmList,OS_INT);
  117. cg.a_load_ref_reg(current_asmdata.CurrAsmList,OS_32,OS_32,left.location.reference,hregister);
  118. href:=left.location.reference;
  119. inc(href.offset,4);
  120. cg.a_op_ref_reg(current_asmdata.CurrAsmList,OP_OR,OS_32,href,hregister);
  121. end
  122. else
  123. {$endif not cpu64bitalu}
  124. begin
  125. location_force_reg(current_asmdata.CurrAsmList,left.location,left.location.size,true);
  126. cg.a_op_reg_reg(current_asmdata.CurrAsmList,OP_OR,left.location.size,left.location.register,left.location.register);
  127. end;
  128. end;
  129. LOC_FLAGS :
  130. begin
  131. resflags:=left.location.resflags;
  132. end;
  133. LOC_REGISTER,LOC_CREGISTER :
  134. begin
  135. {$ifndef cpu64bitalu}
  136. if left.location.size in [OS_64,OS_S64] then
  137. begin
  138. hregister:=cg.getintregister(current_asmdata.CurrAsmList,OS_32);
  139. cg.a_load_reg_reg(current_asmdata.CurrAsmList,OS_32,OS_32,left.location.register64.reglo,hregister);
  140. cg.a_op_reg_reg(current_asmdata.CurrAsmList,OP_OR,OS_32,left.location.register64.reghi,hregister);
  141. end
  142. else
  143. {$endif not cpu64bitalu}
  144. cg.a_op_reg_reg(current_asmdata.CurrAsmList,OP_OR,left.location.size,left.location.register,left.location.register);
  145. end;
  146. LOC_JUMP :
  147. begin
  148. location_reset(location,LOC_REGISTER,def_cgsize(resultdef));
  149. location.register:=cg.getintregister(current_asmdata.CurrAsmList,location.size);
  150. current_asmdata.getjumplabel(hlabel);
  151. cg.a_label(current_asmdata.CurrAsmList,current_procinfo.CurrTrueLabel);
  152. if not(is_cbool(resultdef)) then
  153. cg.a_load_const_reg(current_asmdata.CurrAsmList,location.size,1,location.register)
  154. else
  155. cg.a_load_const_reg(current_asmdata.CurrAsmList,location.size,-1,location.register);
  156. cg.a_jmp_always(current_asmdata.CurrAsmList,hlabel);
  157. cg.a_label(current_asmdata.CurrAsmList,current_procinfo.CurrFalseLabel);
  158. cg.a_load_const_reg(current_asmdata.CurrAsmList,location.size,0,location.register);
  159. cg.a_label(current_asmdata.CurrAsmList,hlabel);
  160. end;
  161. else
  162. internalerror(10062);
  163. end;
  164. if (left.location.loc<>LOC_JUMP) then
  165. begin
  166. { load flags to register }
  167. location_reset(location,LOC_REGISTER,def_cgsize(resultdef));
  168. {$ifndef cpu64bitalu}
  169. if (location.size in [OS_64,OS_S64]) then
  170. begin
  171. hreg2:=cg.getintregister(current_asmdata.CurrAsmList,OS_32);
  172. cg.g_flags2reg(current_asmdata.CurrAsmList,OS_32,resflags,hreg2);
  173. if (is_cbool(resultdef)) then
  174. cg.a_op_reg_reg(current_asmdata.CurrAsmList,OP_NEG,OS_32,hreg2,hreg2);
  175. location.register64.reglo:=hreg2;
  176. location.register64.reghi:=cg.getintregister(current_asmdata.CurrAsmList,OS_32);
  177. if (is_cbool(resultdef)) then
  178. { reglo is either 0 or -1 -> reghi has to become the same }
  179. cg.a_load_reg_reg(current_asmdata.CurrAsmList,OS_32,OS_32,location.register64.reglo,location.register64.reghi)
  180. else
  181. { unsigned }
  182. cg.a_load_const_reg(current_asmdata.CurrAsmList,OS_32,0,location.register64.reghi);
  183. end
  184. else
  185. {$endif not cpu64bitalu}
  186. begin
  187. location.register:=cg.getintregister(current_asmdata.CurrAsmList,location.size);
  188. cg.g_flags2reg(current_asmdata.CurrAsmList,location.size,resflags,location.register);
  189. if (is_cbool(resultdef)) then
  190. cg.a_op_reg_reg(current_asmdata.CurrAsmList,OP_NEG,location.size,location.register,location.register);
  191. end
  192. end;
  193. current_procinfo.CurrTrueLabel:=oldTrueLabel;
  194. current_procinfo.CurrFalseLabel:=oldFalseLabel;
  195. end;
  196. function tx86typeconvnode.first_int_to_real : tnode;
  197. begin
  198. first_int_to_real:=nil;
  199. if (left.resultdef.size<4) then
  200. begin
  201. inserttypeconv(left,s32inttype);
  202. firstpass(left)
  203. end;
  204. if use_vectorfpu(resultdef) and
  205. (torddef(left.resultdef).ordtype = s32bit) then
  206. expectloc:=LOC_MMREGISTER
  207. else
  208. expectloc:=LOC_FPUREGISTER;
  209. end;
  210. procedure tx86typeconvnode.second_int_to_real;
  211. var
  212. leftref,
  213. href : treference;
  214. l1,l2 : tasmlabel;
  215. op: tasmop;
  216. opsize: topsize;
  217. signtested : boolean;
  218. begin
  219. if not(left.location.loc in [LOC_REGISTER,LOC_CREGISTER,LOC_REFERENCE,LOC_CREFERENCE]) then
  220. location_force_reg(current_asmdata.CurrAsmList,left.location,left.location.size,false);
  221. if use_vectorfpu(resultdef) and
  222. {$ifdef cpu64bitalu}
  223. (torddef(left.resultdef).ordtype in [s32bit,s64bit]) then
  224. {$else cpu64bitalu}
  225. (torddef(left.resultdef).ordtype=s32bit) then
  226. {$endif cpu64bitalu}
  227. begin
  228. location_reset(location,LOC_MMREGISTER,def_cgsize(resultdef));
  229. location.register:=cg.getmmregister(current_asmdata.CurrAsmList,location.size);
  230. case location.size of
  231. OS_F32:
  232. op:=A_CVTSI2SS;
  233. OS_F64:
  234. op:=A_CVTSI2SD;
  235. else
  236. internalerror(2007120902);
  237. end;
  238. { don't use left.location.size, because that one may be OS_32/OS_64
  239. if the lower bound of the orddef >= 0
  240. }
  241. case torddef(left.resultdef).ordtype of
  242. s32bit:
  243. opsize:=S_L;
  244. s64bit:
  245. opsize:=S_Q;
  246. else
  247. internalerror(2007120903);
  248. end;
  249. case left.location.loc of
  250. LOC_REFERENCE,
  251. LOC_CREFERENCE:
  252. begin
  253. href:=left.location.reference;
  254. tcgx86(cg).make_simple_ref(current_asmdata.CurrAsmList,href);
  255. current_asmdata.CurrAsmList.concat(taicpu.op_ref_reg(op,opsize,href,location.register));
  256. end;
  257. LOC_REGISTER,
  258. LOC_CREGISTER:
  259. current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(op,opsize,left.location.register,location.register));
  260. end;
  261. end
  262. else
  263. begin
  264. location_reset(location,LOC_FPUREGISTER,def_cgsize(resultdef));
  265. if (left.location.loc=LOC_REGISTER) and (torddef(left.resultdef).ordtype=u64bit) then
  266. begin
  267. {$ifdef cpu64bitalu}
  268. emit_const_reg(A_BT,S_Q,63,left.location.register);
  269. {$else cpu64bitalu}
  270. emit_const_reg(A_BT,S_L,31,left.location.register64.reghi);
  271. {$endif cpu64bitalu}
  272. signtested:=true;
  273. end
  274. else
  275. signtested:=false;
  276. { We need to load from a reference }
  277. location_force_mem(current_asmdata.CurrAsmList,left.location);
  278. { don't change left.location.reference, because if it's a temp we
  279. need the original location at the end so we can free it }
  280. leftref:=left.location.reference;
  281. tcgx86(cg).make_simple_ref(current_asmdata.CurrAsmList,leftref);
  282. { For u32bit we need to load it as comp and need to
  283. make it 64bits }
  284. if (torddef(left.resultdef).ordtype=u32bit) then
  285. begin
  286. tg.GetTemp(current_asmdata.CurrAsmList,8,8,tt_normal,href);
  287. location_freetemp(current_asmdata.CurrAsmList,left.location);
  288. cg.a_load_ref_ref(current_asmdata.CurrAsmList,left.location.size,OS_32,leftref,href);
  289. inc(href.offset,4);
  290. cg.a_load_const_ref(current_asmdata.CurrAsmList,OS_32,0,href);
  291. dec(href.offset,4);
  292. { could be a temp with an offset > 32 bit on x86_64 }
  293. tcgx86(cg).make_simple_ref(current_asmdata.CurrAsmList,href);
  294. leftref:=href;
  295. end;
  296. { Load from reference to fpu reg }
  297. case torddef(left.resultdef).ordtype of
  298. u32bit,
  299. scurrency,
  300. s64bit:
  301. begin
  302. current_asmdata.CurrAsmList.concat(taicpu.op_ref(A_FILD,S_IQ,leftref));
  303. end;
  304. u64bit:
  305. begin
  306. { unsigned 64 bit ints are harder to handle:
  307. we load bits 0..62 and then check bit 63:
  308. if it is 1 then we add $80000000 000000000
  309. as double }
  310. current_asmdata.getdatalabel(l1);
  311. current_asmdata.getjumplabel(l2);
  312. if not(signtested) then
  313. begin
  314. inc(leftref.offset,4);
  315. emit_const_ref(A_BT,S_L,31,leftref);
  316. dec(leftref.offset,4);
  317. end;
  318. current_asmdata.CurrAsmList.concat(taicpu.op_ref(A_FILD,S_IQ,leftref));
  319. cg.a_jmp_flags(current_asmdata.CurrAsmList,F_NC,l2);
  320. new_section(current_asmdata.asmlists[al_typedconsts],sec_rodata_norel,l1.name,const_align(sizeof(pint)));
  321. current_asmdata.asmlists[al_typedconsts].concat(Tai_label.Create(l1));
  322. { I got this constant from a test program (FK) }
  323. current_asmdata.asmlists[al_typedconsts].concat(Tai_const.Create_32bit(0));
  324. current_asmdata.asmlists[al_typedconsts].concat(Tai_const.Create_32bit(longint ($80000000)));
  325. current_asmdata.asmlists[al_typedconsts].concat(Tai_const.Create_32bit($0000403f));
  326. reference_reset_symbol(href,l1,0,4);
  327. tcgx86(cg).make_simple_ref(current_asmdata.CurrAsmList,href);
  328. current_asmdata.CurrAsmList.concat(Taicpu.Op_ref(A_FLD,S_FX,href));
  329. current_asmdata.CurrAsmList.concat(Taicpu.Op_reg_reg(A_FADDP,S_NO,NR_ST,NR_ST1));
  330. cg.a_label(current_asmdata.CurrAsmList,l2);
  331. end
  332. else
  333. begin
  334. if left.resultdef.size<4 then
  335. internalerror(2007120901);
  336. current_asmdata.CurrAsmList.concat(taicpu.op_ref(A_FILD,S_IL,leftref));
  337. end;
  338. end;
  339. tcgx86(cg).inc_fpu_stack;
  340. location.register:=NR_ST;
  341. end;
  342. location_freetemp(current_asmdata.CurrAsmList,left.location);
  343. end;
  344. begin
  345. ctypeconvnode:=tx86typeconvnode
  346. end.