| .. |
|
aasmcpu.pas
|
c7b40a6436
--- Merging r31191 into '.':
|
%!s(int64=9) %!d(string=hai) anos |
|
agarmgas.pas
|
decff7ad16
* merged the fixes_3_0-relevant parts of r31808, r31830, r31879: add support
|
%!s(int64=10) %!d(string=hai) anos |
|
aoptcpu.pas
|
32124fd64c
--- Merging r35545 into '.':
|
%!s(int64=8) %!d(string=hai) anos |
|
aoptcpub.pas
|
d37e72dbf9
* ARM: instructions do modify the base register of pre/postindexed references. Report this fact in spilling_get_operation_type_ref and RegModifiedByInstruction functions.
|
%!s(int64=11) %!d(string=hai) anos |
|
aoptcpuc.pas
|
790a4fe2d3
* log and id tags removed
|
%!s(int64=20) %!d(string=hai) anos |
|
aoptcpud.pas
|
790a4fe2d3
* log and id tags removed
|
%!s(int64=20) %!d(string=hai) anos |
|
armatt.inc
|
b67e4fb8b3
added the ADR ARM pseudo instruction to instruction list
|
%!s(int64=11) %!d(string=hai) anos |
|
armatts.inc
|
b67e4fb8b3
added the ADR ARM pseudo instruction to instruction list
|
%!s(int64=11) %!d(string=hai) anos |
|
armins.dat
|
b67e4fb8b3
added the ADR ARM pseudo instruction to instruction list
|
%!s(int64=11) %!d(string=hai) anos |
|
armnop.inc
|
666332385d
Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc)
|
%!s(int64=13) %!d(string=hai) anos |
|
armop.inc
|
b67e4fb8b3
added the ADR ARM pseudo instruction to instruction list
|
%!s(int64=11) %!d(string=hai) anos |
|
armreg.dat
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
%!s(int64=13) %!d(string=hai) anos |
|
armtab.inc
|
666332385d
Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc)
|
%!s(int64=13) %!d(string=hai) anos |
|
cgcpu.pas
|
463152d34b
Merged revision(s) 31681, 31706, 31712, 31728, 31730, 31755 from trunk (ARM PIC):
|
%!s(int64=9) %!d(string=hai) anos |
|
cpubase.pas
|
fb52392e20
Reformat and comment is_thumb32_imm
|
%!s(int64=11) %!d(string=hai) anos |
|
cpuelf.pas
|
4a90d7e3de
+ ARM internal linker: very initial support for Thumb mode, helloworld-class programs compiled with "-Cparmv6m -CIthumb" can now run.
|
%!s(int64=11) %!d(string=hai) anos |
|
cpuinfo.pas
|
c0cfae7867
--- Merging r30276 into '.':
|
%!s(int64=9) %!d(string=hai) anos |
|
cpunode.pas
|
b57c95043f
+ support overriding tdef/tsym methods with target-specific functionality:
|
%!s(int64=11) %!d(string=hai) anos |
|
cpupara.pas
|
5053a39501
* moved ARM-specific tprocdef.total_stackframe_size field to cpu-specific
|
%!s(int64=11) %!d(string=hai) anos |
|
cpupi.pas
|
eeb15fc445
* Added virtual method tprocinfo.postprocess_code and moved target-specific processing from base class into target-specific descendant classes (ARM and AVR, other targets still to do).
|
%!s(int64=11) %!d(string=hai) anos |
|
cputarg.pas
|
d26f0552a0
* Sync with trunk r23404.
|
%!s(int64=12) %!d(string=hai) anos |
|
hlcgcpu.pas
|
72e9cfee24
* create/destroy also the high level code generator for all architectures,
|
%!s(int64=14) %!d(string=hai) anos |
|
itcpugas.pas
|
47d43750e4
* remove unused units from uses statements
|
%!s(int64=12) %!d(string=hai) anos |
|
narmadd.pas
|
2fa7171a45
* generate AND for small set comparisons also when only set vars are involved using the cg class, so it works for arm thumb as well
|
%!s(int64=11) %!d(string=hai) anos |
|
narmcal.pas
|
8b8a786823
* moved ARM/x86 ifdef'ed code from ncgcal to virtual methods
|
%!s(int64=12) %!d(string=hai) anos |
|
narmcnv.pas
|
e0ca083cce
--- Merging r30038 into '.':
|
%!s(int64=9) %!d(string=hai) anos |
|
narmcon.pas
|
196436b7e7
* ARM: Test if range check of floating point constants is necessary in the same way as on other targets. This should have been part of r10940 6 years ago...
|
%!s(int64=11) %!d(string=hai) anos |
|
narminl.pas
|
e0ca083cce
--- Merging r30038 into '.':
|
%!s(int64=9) %!d(string=hai) anos |
|
narmmat.pas
|
0cb1a129b3
{ARM} Implement usage of generic division-by-const optimization
|
%!s(int64=11) %!d(string=hai) anos |
|
narmmem.pas
|
d4968e054b
+ arm: tsettings.instructionset
|
%!s(int64=12) %!d(string=hai) anos |
|
narmset.pas
|
c7b40a6436
--- Merging r31191 into '.':
|
%!s(int64=9) %!d(string=hai) anos |
|
pp.lpi.template
|
1f032375c3
* improved template with help from Mattias Gaertner
|
%!s(int64=19) %!d(string=hai) anos |
|
raarm.pas
|
780e75bfac
o patch by Jeppe Johansen to fix mantis #17472:
|
%!s(int64=14) %!d(string=hai) anos |
|
raarmgas.pas
|
09608a1c28
* fix warnings when compiling the compiler with DFA optimizer enabled on ARM
|
%!s(int64=11) %!d(string=hai) anos |
|
rarmcon.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
%!s(int64=13) %!d(string=hai) anos |
|
rarmdwa.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
%!s(int64=13) %!d(string=hai) anos |
|
rarmnor.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
%!s(int64=13) %!d(string=hai) anos |
|
rarmnum.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
%!s(int64=13) %!d(string=hai) anos |
|
rarmrni.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
%!s(int64=13) %!d(string=hai) anos |
|
rarmsri.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
%!s(int64=13) %!d(string=hai) anos |
|
rarmsta.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
%!s(int64=13) %!d(string=hai) anos |
|
rarmstd.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
%!s(int64=13) %!d(string=hai) anos |
|
rarmsup.inc
|
7150832ec9
+ Cortex-M3 special registers, resolves #23185
|
%!s(int64=13) %!d(string=hai) anos |
|
rgcpu.pas
|
c0cfae7867
--- Merging r30276 into '.':
|
%!s(int64=9) %!d(string=hai) anos |
|
symcpu.pas
|
5f8057775b
--- Merging r30757 into '.':
|
%!s(int64=9) %!d(string=hai) anos |
marco
32124fd64c
--- Merging r35545 into '.':