 Károly Balogh
|
258b42de26
m68k: added support for FSIN/FCOS. these are software supported on the 68040, so we should have a separate 68040/060 FPU option too, to avoid these in the future.
|
10 years ago |
|
Károly Balogh
|
c062e55aa2
m68k: after a compare on the FPU, move the condition flags back to the CPU. this should make floating point compare actually working
|
10 years ago |
|
Károly Balogh
|
9d6f763d4f
m68k: small helpers to determine a given int value fits into a certain size or instruction argument
|
10 years ago |
|
Károly Balogh
|
6070ac3def
m68k: some more basic FPU stuff
|
10 years ago |
|
Károly Balogh
|
8acc260a09
m68k: added the byterev and ff1 CF ISAA+/ISAC instructions, also added byterev as a CPU capability
|
11 years ago |
 sergei
|
c79cd3beca
* m68k: fixed/completed the inverse_cond function.
|
11 years ago |
|
Károly Balogh
|
7ee09b9620
instead of supporting SP only, have register A7 defined, and have SP as an alias
|
11 years ago |
|
Károly Balogh
|
80b253c111
be consistent in naming. renamed VOLATILE_ADDRESSREGISTER to VOLATILE_ADDRESSREGISTERS
|
11 years ago |
|
Károly Balogh
|
97864d7cbd
trying harder to commit compilable code (manual merge fail)
|
11 years ago |
|
Károly Balogh
|
3b99974847
set up register A6 to be saved as well. this will only happen in case A6 is not used as framepointer
|
11 years ago |
|
Károly Balogh
|
dfe2f253f9
added 68040 CPU type, MOVE16 and ColdFire V4 extra instructions
|
11 years ago |
|
Károly Balogh
|
280ee919b7
removed several debug writeln()s
|
11 years ago |
 svenbarth
|
c48d572996
Implement support for saving and restoring address registers.
|
11 years ago |
|
Károly Balogh
|
55be015a4e
better version of the ColdFire TST.L 123(dX) fix, fixes regressions in tcnvint1 and 2
|
11 years ago |
|
svenbarth
|
03623c6c1a
Forgot to commit that I moved tcgsize2opsize from cgcpu to cpubase.
|
11 years ago |
 masta
|
e327b4581c
Use TRegNameTable instead of array[tregisterindex] of string[10]
|
12 years ago |
 florian
|
04543b179f
o merge of the branch laksen/arm-embedded of Jeppe Johansen:
|
12 years ago |
|
svenbarth
|
786e814d49
Use the correct frame pointer register: A6 on Unixes and A5 on everything else. The only
|
12 years ago |
 Jeppe Johansen
|
0087661fb5
Added FPv4_d16 FPU instructions, and a few extra registers
|
12 years ago |
|
florian
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
 Jonas Maebe
|
708a2532fc
* consistently define empty saved_mm_registers arrays as containing a single
|
13 years ago |
|
Jonas Maebe
|
85a3fd3357
+ ossinttype/osuinttype defs that correspond to OS_SINT/OS_INT for use in
|
13 years ago |
|
Jonas Maebe
|
34c985cfa6
* added register type parameter to cgsize2subreg(), as the subreg can
|
16 years ago |
 yury
|
491f0fa1d8
* Replaced all user defined warnings by TODO comments to reduce compiler noise.
|
17 years ago |
|
Károly Balogh
|
14f958682c
+ first attempt to implement a_call_reg
|
18 years ago |
|
florian
|
00d6a03b2c
+ default code now preserves mm registers
|
18 years ago |
|
florian
|
3a630340be
* fixed m68k compilation and put it in fullcycle
|
18 years ago |
|
florian
|
4cbb67aa00
* some fpu emulation code from arm to generic code generator moved
|
19 years ago |
|
Jonas Maebe
|
90cacb4cf5
* changed result type of dwarf_reg from byte to shortint to avoid
|
19 years ago |
 peter
|
870be04a3f
* use dwarf_reg()
|
19 years ago |
