 florian
|
686a2d2f3f
+ Support omitting the frame pointer on arm even in procedures with incoming parameters
|
%!s(int64=11) %!d(string=hai) anos |
 masta
|
e5b3d89a5d
Add CPUARM_HAS_UMULL flag
|
%!s(int64=11) %!d(string=hai) anos |
|
florian
|
73e6af4864
+ cpu flag CPUARM_HAS_THUMB_IDIV
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
d4968e054b
+ arm: tsettings.instructionset
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
0e9b8adb7a
patch by Michael Ring:
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
b434b7bc7d
* armv6-m has no blx <immediate>
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
c2baf7b4c0
Merge r23058
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
086ae4b999
Merge r22905 and r22906
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
21c154d60a
Merged r22903
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
1eeeb309c7
* intial armv6m support, it is not working yet, constant pool insertation and conditional branch fixup is not working yet
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
bcd48ac1a1
+ patch by Justin Smyth to support the lpc1343, resolves #23844
|
%!s(int64=12) %!d(string=hai) anos |
 Jeppe Johansen
|
3ee29eb219
Fixed ARMv7-EM code generation and RTL compilation
|
%!s(int64=13) %!d(string=hai) anos |
 tom_at_work
|
312e8b8ecc
Add implementations for read/write barrier code for ARM
|
%!s(int64=13) %!d(string=hai) anos |
|
Jeppe Johansen
|
628d46f2d3
Fixed Bsf* functions on platforms that support RBIT
|
%!s(int64=13) %!d(string=hai) anos |
|
Jeppe Johansen
|
4e84431dde
Fix some optimizations which assume that there are 3 operands
|
%!s(int64=13) %!d(string=hai) anos |
|
Jeppe Johansen
|
84ea70fddc
Fixed some minor formating issues
|
%!s(int64=13) %!d(string=hai) anos |
|
Jeppe Johansen
|
14879a9e82
Added all STM32F1 configurations
|
%!s(int64=13) %!d(string=hai) anos |
|
Jeppe Johansen
|
a8f9b0dac4
Added initial support for the Cortex-M4F FPv4_S16 FPU
|
%!s(int64=13) %!d(string=hai) anos |
|
Jeppe Johansen
|
80bb3febea
Fixed assembler calling command line for cpus>ARMv5TE. EDSP instructions will generate errors while assembling, due to RTL assembler routines
|
%!s(int64=13) %!d(string=hai) anos |
|
Jeppe Johansen
|
8b17a358e4
Remove all traces of the interrupt vector table generation mechanism
|
%!s(int64=13) %!d(string=hai) anos |
|
florian
|
d67af82228
* patch by Jeppe Johansen: Thumb2-only targets don't support the BLX <label>, and have to use BL <label>, resolves #22770
|
%!s(int64=13) %!d(string=hai) anos |
|
florian
|
91156f8652
+ cpuflag CPUARM_HAS_CLZ for arm
|
%!s(int64=13) %!d(string=hai) anos |
|
florian
|
765fb18679
+ add a description to the cpuflags where I know the exact meaning/definition
|
%!s(int64=13) %!d(string=hai) anos |
|
florian
|
ba6ba52e7f
* instruction scheduling is pretty slow so make it a level 3 optimization for now
|
%!s(int64=13) %!d(string=hai) anos |
|
florian
|
5ceeb8aaa9
* enable scheduler when compiling at least with -O2
|
%!s(int64=13) %!d(string=hai) anos |
|
florian
|
354cac2bb6
+ completed arm architectures
|
%!s(int64=13) %!d(string=hai) anos |
|
florian
|
7588896775
* make use of cpuflags in the arm compiler
|
%!s(int64=13) %!d(string=hai) anos |
|
florian
|
e4f89fe524
+ introduce cpuflags for arm
|
%!s(int64=13) %!d(string=hai) anos |
|
florian
|
4d86d25c6c
* -O4 switch for optimizations which are correct but which might have unexpected effects
|
%!s(int64=13) %!d(string=hai) anos |
|
florian
|
b330bba0bc
+ introduce -Oofastmath
|
%!s(int64=13) %!d(string=hai) anos |
