.. |
ppuutils
|
f359fe4690
Extract reading of the PPU/PCP version into tentryfile.
|
11 years ago |
Makefile
|
56277b18db
* move fpcsubst to utils/ because it uses classes
|
11 years ago |
Makefile.fpc
|
56277b18db
* move fpcsubst to utils/ because it uses classes
|
11 years ago |
README.txt
|
6462d10b17
* de-tabbed
|
12 years ago |
dummyas.pp
|
d7f7a9bb76
* patch by Alexander Shishkin to clean up $ifopt usage by $push/$pop, resolves #20346
|
14 years ago |
fixlog.pp
|
d7f7a9bb76
* patch by Alexander Shishkin to clean up $ifopt usage by $push/$pop, resolves #20346
|
14 years ago |
fixmsg.pp
|
790a4fe2d3
* log and id tags removed
|
20 years ago |
fixnasm.pp
|
d07f470b71
* remove ifdef fpc
|
19 years ago |
fixtab.pp
|
d7f7a9bb76
* patch by Alexander Shishkin to clean up $ifopt usage by $push/$pop, resolves #20346
|
14 years ago |
fpc.mpw
|
594a8cd94a
+ script which mimics the fpc program on MPW
|
20 years ago |
fpc.pp
|
7fdb125356
Added AVR support to fpc and root Makefile.
|
11 years ago |
fpimpdef.pp
|
d07f470b71
* remove ifdef fpc
|
19 years ago |
gia64reg.pp
|
32098ceea9
* first iA-64 register stuff
|
19 years ago |
gppc386.pp
|
2b300ec2b4
Add breakpoint at Verbose.GenerateError procedure
|
12 years ago |
mk68kreg.pp
|
b2608f326e
Fix error in final output
|
13 years ago |
mka64ins.pp
|
0197b84b7f
+ instruction table generator for arm64
|
12 years ago |
mka64reg.pp
|
5af1d48158
+ register definitions for AArch64 aka ARM64
|
12 years ago |
mkarmins.pp
|
b2608f326e
Fix error in final output
|
13 years ago |
mkarmreg.pp
|
b2608f326e
Fix error in final output
|
13 years ago |
mkavrreg.pp
|
b2608f326e
Fix error in final output
|
13 years ago |
mkia64reg.pp
|
b2608f326e
Fix error in final output
|
13 years ago |
mkjvmreg.pp
|
85e866a121
+ (mostly fake) register definitions for the JVM
|
14 years ago |
mkmpsreg.pp
|
b2608f326e
Fix error in final output
|
13 years ago |
mkppcreg.pp
|
b2608f326e
Fix error in final output
|
13 years ago |
mkspreg.pp
|
b2608f326e
Fix error in final output
|
13 years ago |
mkx86ins.pp
|
dc628b8969
* x86: Completely skip instructions that do not exist for target CPU bit width. The existing behavior of writing mnemonics and properties but no encoding allows an invalid instruction to be recognized by assembler reader or even generated by compiler, but it but won't assemble anyway.
|
11 years ago |
mkx86reg.pp
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
msg2inc.pp
|
d7f7a9bb76
* patch by Alexander Shishkin to clean up $ifopt usage by $push/$pop, resolves #20346
|
14 years ago |
msgdif.pp
|
38bbdb95ee
* patch from KMS, resolves 10147
|
17 years ago |
msgused.pl
|
0d299d5d2b
* errore.msg is in msg/ dir
|
20 years ago |
ppufiles.pp
|
f359fe4690
Extract reading of the PPU/PCP version into tentryfile.
|
11 years ago |
ppumove.pp
|
f359fe4690
Extract reading of the PPU/PCP version into tentryfile.
|
11 years ago |
samplecfg
|
19d71655eb
utils: fix few errors with sharepath in samplecfg
|
11 years ago |