| .. |
|
aasmcpu.pas
|
e047e7db91
+ RiscV: initial support of pic generation
|
4 years ago |
|
agrvgas.pas
|
0b49fba637
+ more RiscV extensions
|
9 months ago |
|
aoptcpurv.pas
|
b26c009d90
* apply Addi0Op2Op to more operations
|
8 months ago |
|
cgrv.pas
|
0b49fba637
+ more RiscV extensions
|
9 months ago |
|
cpubase.pas
|
27a0da5a20
* typo corrected
|
9 months ago |
|
hlcgrv.pas
|
637976e83f
* patch by Marģers to unify internal error numbers, resolves #37888
|
4 years ago |
|
itcpugas.pas
|
6ef37d999a
+ Risc-V: instructions of B extension
|
1 year ago |
|
nrvadd.pas
|
4888442fb4
* RiscV: more reliable use_fma
|
9 months ago |
|
nrvcnv.pas
|
ceb38833f2
Added RiscV32/64 target, from a cleaned up version of branches/laksen/riscv/trunk.
|
7 years ago |
|
nrvcon.pas
|
ceb38833f2
Added RiscV32/64 target, from a cleaned up version of branches/laksen/riscv/trunk.
|
7 years ago |
|
nrvinl.pas
|
8dcf4e62b7
* FCVT.W.D returns only a 32 bit int
|
1 year ago |
|
nrvset.pas
|
ccae78f97a
+ RiscV64: apply OptPass1OP also to addiw
|
9 months ago |
|
pararv.pas
|
af233b8ef8
* RiscV: floating point registers are saved only for hard float ABIs
|
8 months ago |
|
rarv.pas
|
d1fb44044f
* unified RiscV32 and RiscV64 GAS readers
|
4 years ago |
|
rarvgas.pas
|
a05aa25aad
* Risc-V: allow also register aliases in register modification lists after asm blocks, last part to resolve #39738
|
3 years ago |
|
rgcpu.pas
|
92b0ea7d02
Add explicit smallint typecast to first marameter of SarSmallint call to avoid range check errors
|
5 years ago |
|
rvreg.dat
|
ae457a18ad
* unified Risc-V 32 and 64 register data file
|
3 years ago |
florian
af233b8ef8
* RiscV: floating point registers are saved only for hard float ABIs