| .. |
|
aoptcpud.pas
|
790a4fe2d3
* log and id tags removed
|
%!s(int64=20) %!d(string=hai) anos |
|
cgcpu.pas
|
bd57ca99a8
* cosmetics
|
%!s(int64=8) %!d(string=hai) anos |
|
cpuelf.pas
|
901275b4a1
Switch back to emitting BLX instructions and fix calculation of constant offsets(should rarely/never happen).
|
%!s(int64=10) %!d(string=hai) anos |
|
cpuinfo.pas
|
1f20cfe991
Merge of several commits related to enhancements in PPU writing
|
%!s(int64=5) %!d(string=hai) anos |
|
cpunode.pas
|
a0efde8167
* automatically generate necessary indirect symbols when a new assembler
|
%!s(int64=9) %!d(string=hai) anos |
|
cpupara.pas
|
9c3f5db022
* split create_paraloc_info_intern for sparc32 and sparc64
|
%!s(int64=8) %!d(string=hai) anos |
|
cputarg.pas
|
7587145320
Add possibility to test sparc elf generator with -dTEST_AGSPARC_ELF
|
%!s(int64=13) %!d(string=hai) anos |
|
rspcon.inc
|
65c9e6c32e
+ fccX registers
|
%!s(int64=8) %!d(string=hai) anos |
|
rspdwrf.inc
|
65c9e6c32e
+ fccX registers
|
%!s(int64=8) %!d(string=hai) anos |
|
rspnor.inc
|
65c9e6c32e
+ fccX registers
|
%!s(int64=8) %!d(string=hai) anos |
|
rspnum.inc
|
65c9e6c32e
+ fccX registers
|
%!s(int64=8) %!d(string=hai) anos |
|
rsprni.inc
|
65c9e6c32e
+ fccX registers
|
%!s(int64=8) %!d(string=hai) anos |
|
rspsri.inc
|
65c9e6c32e
+ fccX registers
|
%!s(int64=8) %!d(string=hai) anos |
|
rspstab.inc
|
65c9e6c32e
+ fccX registers
|
%!s(int64=8) %!d(string=hai) anos |
|
rspstd.inc
|
65c9e6c32e
+ fccX registers
|
%!s(int64=8) %!d(string=hai) anos |
|
rspsup.inc
|
65c9e6c32e
+ fccX registers
|
%!s(int64=8) %!d(string=hai) anos |
|
tripletcpu.pas
|
76045bfc04
* merged macOS/AArch64 support + revisions these changes depended on
|
%!s(int64=4) %!d(string=hai) anos |
Jonas Maebe
76045bfc04
* merged macOS/AArch64 support + revisions these changes depended on