Jonas Maebe
|
67fc9a7853
* fixed peephole opitimizer removing some infinite loops (mantis #36139)
|
%!s(int64=5) %!d(string=hai) anos |
florian
|
9230ae5aab
o overhaul-base.patch by J. Gareth Moreton, base for further patches
|
%!s(int64=6) %!d(string=hai) anos |
Jonas Maebe
|
1b6425176b
* synchronised with trunk till r42049
|
%!s(int64=6) %!d(string=hai) anos |
Jonas Maebe
|
281b3ad276
* fix case completeness and unreachable code warnings in compiler that would
|
%!s(int64=6) %!d(string=hai) anos |
Jonas Maebe
|
5d28e2156b
+ support for generating Dwarf CFI using .cfi_* directives
|
%!s(int64=6) %!d(string=hai) anos |
florian
|
94d7a02fae
* modified patch by Gareth Moreton to pool TmpUsedRegs in the assembler optimizers, resolves #34679
|
%!s(int64=6) %!d(string=hai) anos |
Jonas Maebe
|
122d0d36d6
+ volatile() expression that marks an expression as volatile
|
%!s(int64=6) %!d(string=hai) anos |
florian
|
9b0ff05ee8
- get rid of MaxOps, it is redundant with max_operands
|
%!s(int64=6) %!d(string=hai) anos |
florian
|
2a016889de
* skip align directives after unconditional jumps
|
%!s(int64=6) %!d(string=hai) anos |
pierre
|
0abc978cc4
Change RemoveCurrentP parameter type to tai, because GetNextInstruction does not always return a taicpu, adapt code in avr/aoptcpu unit
|
%!s(int64=6) %!d(string=hai) anos |
Jeppe Johansen
|
054bf32f1f
Add RV64GC cpu type.
|
%!s(int64=7) %!d(string=hai) anos |
Jeppe Johansen
|
ceb38833f2
Added RiscV32/64 target, from a cleaned up version of branches/laksen/riscv/trunk.
|
%!s(int64=7) %!d(string=hai) anos |
florian
|
5782acc32d
* patch by J. Gareth Moreton to fix 33909
|
%!s(int64=7) %!d(string=hai) anos |
florian
|
ae950956af
+ TAOptObj.*PeepHoleOpts* check if p is really assigned
|
%!s(int64=7) %!d(string=hai) anos |
florian
|
78878f59b1
+ generic TAOptObj.AllocRegBetween
|
%!s(int64=7) %!d(string=hai) anos |
florian
|
52510ea933
+ TUsedRegs.Dump
|
%!s(int64=7) %!d(string=hai) anos |
florian
|
8315c660f4
* fix JumpTargetOp for sparc64
|
%!s(int64=8) %!d(string=hai) anos |
florian
|
7f286eb54e
+ define cpudelayslot: set during compiler compilation for CPUs having branch instructions with delay slot (MIPS, SPARC)
|
%!s(int64=8) %!d(string=hai) anos |
florian
|
f4718c0969
* made nop handling generic for sparc, so it is used by sparc64 as well
|
%!s(int64=8) %!d(string=hai) anos |
florian
|
b1dff29cbf
* removed unused units
|
%!s(int64=8) %!d(string=hai) anos |
florian
|
e3f0b338d4
* SkipLabels moved to aoptutils
|
%!s(int64=8) %!d(string=hai) anos |
nickysn
|
c096b1fe6b
* fixed the debug output, generated by -dDEBUG_INSTRUCTIONREGISTERDEPENDENCIES
|
%!s(int64=8) %!d(string=hai) anos |
nickysn
|
a9617b623f
+ print info about the registers, in which new values are written (as reported
|
%!s(int64=8) %!d(string=hai) anos |
nickysn
|
7ea0429d40
+ added new compiler debug ifdef DEBUG_INSTRUCTIONREGISTERDEPENDENCIES, which
|
%!s(int64=8) %!d(string=hai) anos |
florian
|
b274599a47
* made some assembler optimizer methods class methods
|
%!s(int64=9) %!d(string=hai) anos |
florian
|
d05222990e
* while updating used register sets, all labels can/must be skipped
|
%!s(int64=9) %!d(string=hai) anos |
florian
|
cfd49ec708
+ TAOptBase.SuperRegistersEqual
|
%!s(int64=9) %!d(string=hai) anos |
florian
|
3c2dab9878
* i386 peephole assembler uses largely the common peephole optimizer infrastructure, the resulting code is besides a few improvements the same
|
%!s(int64=9) %!d(string=hai) anos |
florian
|
1266491085
o refactored some peephole optimizer code:
|
%!s(int64=9) %!d(string=hai) anos |
yury
|
5771073e0b
* Fixed general peephole optimization of conditional jumps after r30446. It has been broken, since r30446 had added some IsJumpToLabel() checks, which tests for unconditional jump, but the optimization code expects also conditional jumps.
|
%!s(int64=9) %!d(string=hai) anos |