Komit Sejarah

Pembuat SHA1 Pesan Tanggal
  Károly Balogh a2a630e9c5 m68k: fixed and enabled hardware mod/div support for coldfire, also it no longer depends on cpu family but cpu capability 9 tahun lalu
  Károly Balogh b6d845e732 m68k: needs_unaligned helper. returns true when the given reference with the given size needs to be loaded with unaligned support on the given cpu 9 tahun lalu
  Károly Balogh 50a40062e2 m68k: fixed the build after r33614 9 tahun lalu
  Károly Balogh 92b2cf917d m68k: when saving/restoring FPU registers, use the right FPU register size on ColdFire to calculate the stored size 9 tahun lalu
  Károly Balogh 23106882ac m68k: extended TResFlags with float resflags 9 tahun lalu
  Károly Balogh bd564b8933 m68k: some code to support the ColdFire v4e FPU. not functional yet. 9 tahun lalu
  Károly Balogh 288fa53694 m68k: is_calljmp cleanup 9 tahun lalu
  Károly Balogh 9c12615f09 m68k: new isregoverlap function, which returns true if the two registers overlap (same type and subreg). use the new r68kbss.inc for regnumber_count_bsstart. other minor tweaks. 9 tahun lalu
  Károly Balogh 258b42de26 m68k: added support for FSIN/FCOS. these are software supported on the 68040, so we should have a separate 68040/060 FPU option too, to avoid these in the future. 10 tahun lalu
  Károly Balogh c062e55aa2 m68k: after a compare on the FPU, move the condition flags back to the CPU. this should make floating point compare actually working 10 tahun lalu
  Károly Balogh 9d6f763d4f m68k: small helpers to determine a given int value fits into a certain size or instruction argument 10 tahun lalu
  Károly Balogh 6070ac3def m68k: some more basic FPU stuff 10 tahun lalu
  Károly Balogh 8acc260a09 m68k: added the byterev and ff1 CF ISAA+/ISAC instructions, also added byterev as a CPU capability 11 tahun lalu
  sergei c79cd3beca * m68k: fixed/completed the inverse_cond function. 11 tahun lalu
  Károly Balogh 7ee09b9620 instead of supporting SP only, have register A7 defined, and have SP as an alias 11 tahun lalu
  Károly Balogh 80b253c111 be consistent in naming. renamed VOLATILE_ADDRESSREGISTER to VOLATILE_ADDRESSREGISTERS 11 tahun lalu
  Károly Balogh 97864d7cbd trying harder to commit compilable code (manual merge fail) 12 tahun lalu
  Károly Balogh 3b99974847 set up register A6 to be saved as well. this will only happen in case A6 is not used as framepointer 12 tahun lalu
  Károly Balogh dfe2f253f9 added 68040 CPU type, MOVE16 and ColdFire V4 extra instructions 12 tahun lalu
  Károly Balogh 280ee919b7 removed several debug writeln()s 12 tahun lalu
  svenbarth c48d572996 Implement support for saving and restoring address registers. 12 tahun lalu
  Károly Balogh 55be015a4e better version of the ColdFire TST.L 123(dX) fix, fixes regressions in tcnvint1 and 2 12 tahun lalu
  svenbarth 03623c6c1a Forgot to commit that I moved tcgsize2opsize from cgcpu to cpubase. 12 tahun lalu
  masta e327b4581c Use TRegNameTable instead of array[tregisterindex] of string[10] 13 tahun lalu
  florian 04543b179f o merge of the branch laksen/arm-embedded of Jeppe Johansen: 13 tahun lalu
  svenbarth 786e814d49 Use the correct frame pointer register: A6 on Unixes and A5 on everything else. The only 13 tahun lalu
  Jeppe Johansen 0087661fb5 Added FPv4_d16 FPU instructions, and a few extra registers 13 tahun lalu
  florian 4dee21c60e + NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added 13 tahun lalu
  Jonas Maebe 708a2532fc * consistently define empty saved_mm_registers arrays as containing a single 13 tahun lalu
  Jonas Maebe 85a3fd3357 + ossinttype/osuinttype defs that correspond to OS_SINT/OS_INT for use in 13 tahun lalu