| .. |
|
aoptcpu.pas
|
2fa066b003
* optimize vmovaps/vmovapd after avx instructions
|
há 11 anos atrás |
|
aoptcpub.pas
|
2f5ce095ce
* RefsHaveIndexReg -> cpurefshaveindexreg
|
há 13 anos atrás |
|
aoptcpud.pas
|
790a4fe2d3
* log and id tags removed
|
há 20 anos atrás |
|
cgcpu.pas
|
61e4a1b811
+ added tasmlist parameter to getintparaloc() (needed for llvm)
|
há 10 anos atrás |
|
cpubase.inc
|
bfbb0c5b9d
* optimize mov/lea
|
há 12 anos atrás |
|
cpuelf.pas
|
47dbec3111
Rebase to trunk revision
|
há 10 anos atrás |
|
cpuinfo.pas
|
de17e9fa1c
+ cpu capability CPUX86_HAS_CMOV
|
há 10 anos atrás |
|
cpunode.pas
|
bacd303208
* synchronized with trunk up to r27758
|
há 11 anos atrás |
|
cpupara.pas
|
6e5af0b31e
* don't replace classrefdef with i64 in parameter locations (so llvm can use
|
há 10 anos atrás |
|
cpupi.pas
|
70dda94474
* x86_64-win64: don't allocate outgoing parameter area in nostackframe procedures, it fails compilation if range/overflow/etc checking is enabled (which always sets pi_do_call) due to check introduced in r22677.
|
há 12 anos atrás |
|
cputarg.pas
|
3327d508ee
Enable nasm assembler for x86_64 cpu
|
há 11 anos atrás |
|
hlcgcpu.pas
|
67b8aceaee
* synchronized with privatetrunk till r30095
|
há 10 anos atrás |
|
nx64add.pas
|
2459518bdd
* use IMUL even for unsigned multiplication on x86_64, when overflow checking is
|
há 11 anos atrás |
|
nx64cal.pas
|
b837694207
* factored out releasing an unused return value into
|
há 14 anos atrás |
|
nx64cnv.pas
|
687bb15299
* renamed getdatalabel() to getglobaldatalabel
|
há 10 anos atrás |
|
nx64flw.pas
|
ed4e876f4f
* Generate exception filters data on i386-win32 and x86_64-win64 without using global labels.
|
há 10 anos atrás |
|
nx64inl.pas
|
790a4fe2d3
* log and id tags removed
|
há 20 anos atrás |
|
nx64mat.pas
|
b594eee70b
* Moved x86_64 mod/div code to x86, with minimal changes to ensure it compiles on i386/i8086. Merging optimized division-by-const code from i386 is pending...
|
há 11 anos atrás |
|
nx64set.pas
|
859676d7d3
* fixed r26519 for darwin/x86-64, see comments (mantis #25644)
|
há 11 anos atrás |
|
r8664ari.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
há 12 anos atrás |
|
r8664att.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
há 12 anos atrás |
|
r8664con.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
há 12 anos atrás |
|
r8664dwrf.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
há 12 anos atrás |
|
r8664int.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
há 12 anos atrás |
|
r8664iri.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
há 12 anos atrás |
|
r8664nasm.inc
|
2ec5a649d7
* set Ch_* for more operations
|
há 11 anos atrás |
|
r8664nor.inc
|
283ff05127
* merged avx support in inline assembler developed by Torsten Grundke
|
há 13 anos atrás |
|
r8664num.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
há 12 anos atrás |
|
r8664ot.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
há 12 anos atrás |
|
r8664rni.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
há 12 anos atrás |
|
r8664sri.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
há 12 anos atrás |
|
r8664stab.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
há 12 anos atrás |
|
r8664std.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
há 12 anos atrás |
|
rax64att.pas
|
8f05f8c839
- Forgot to commit with r29081
|
há 10 anos atrás |
|
rax64int.pas
|
f726e1691b
* Fixed warnings and notes.
|
há 16 anos atrás |
|
rgcpu.pas
|
a3f58e84be
* rbp can be used for normal purpose under certain conditions so it shouldn't interfere with all other registers
|
há 11 anos atrás |
|
symcpu.pas
|
7dd1d6aa77
o fixes handling of iso i/o parameters/program parameters:
|
há 10 anos atrás |
|
win64unw.pas
|
6a3fe72de9
+ Support .rva directive in AT&T reader. Put it into base class because it generally applies to all targets with COFF output, but enabled for Windows targets only (others need additional testing).
|
há 14 anos atrás |
|
x8664ats.inc
|
d6e4af8279
+ applied remaining patches of Torsten Grundke: adds gather instructions of avx2
|
há 10 anos atrás |
|
x8664att.inc
|
d6e4af8279
+ applied remaining patches of Torsten Grundke: adds gather instructions of avx2
|
há 10 anos atrás |
|
x8664int.inc
|
d6e4af8279
+ applied remaining patches of Torsten Grundke: adds gather instructions of avx2
|
há 10 anos atrás |
|
x8664nop.inc
|
d6e4af8279
+ applied remaining patches of Torsten Grundke: adds gather instructions of avx2
|
há 10 anos atrás |
|
x8664op.inc
|
d6e4af8279
+ applied remaining patches of Torsten Grundke: adds gather instructions of avx2
|
há 10 anos atrás |
|
x8664pro.inc
|
99635658ec
* corrects change flags for VSQRTSD
|
há 10 anos atrás |
|
x8664tab.inc
|
d6e4af8279
+ applied remaining patches of Torsten Grundke: adds gather instructions of avx2
|
há 10 anos atrás |
Jonas Maebe
6e5af0b31e
* don't replace classrefdef with i64 in parameter locations (so llvm can use