| .. |
|
a64att.inc
|
fb7cdbefb3
+ some opcodes added
|
3 years ago |
|
a64atts.inc
|
fb7cdbefb3
+ some opcodes added
|
3 years ago |
|
a64ins.dat
|
fb7cdbefb3
+ some opcodes added
|
3 years ago |
|
a64nop.inc
|
0197b84b7f
+ instruction table generator for arm64
|
12 years ago |
|
a64op.inc
|
fb7cdbefb3
+ some opcodes added
|
3 years ago |
|
a64reg.dat
|
7cefe8a822
Adding AArch64 CurrentEL register
|
3 years ago |
|
a64tab.inc
|
585e4a9a14
* corrected cosmetic ARM/AArch64 copy/paste leftovers (patch by
|
10 years ago |
|
aasmcpu.pas
|
67f3a7502d
+ Aaarch64: support adr instructions with local labels in the assembler reader
|
3 years ago |
|
agcpugas.pas
|
53e5a4a03a
Adding aaarch64-embedded target
|
3 years ago |
|
aoptcpu.pas
|
3a11ee9a14
* apply OptPass1Data to neg as well
|
2 years ago |
|
aoptcpub.pas
|
281b3ad276
* fix case completeness and unreachable code warnings in compiler that would
|
6 years ago |
|
aoptcpud.pas
|
e1af3ecc5d
+ assembler optimizer unit skeleton
|
12 years ago |
|
cgcpu.pas
|
ceab50cafb
* use simpler FMOV instead of UMOV
|
3 years ago |
|
cpubase.pas
|
716e8c8e89
* tcgsizep2size now supports all tcgsize values
|
3 years ago |
|
cpuinfo.pas
|
27fb9086aa
* cleanup: cs_opt_loopunroll is a generic optimization for a long time already
|
3 years ago |
|
cpunode.pas
|
53e5a4a03a
Adding aaarch64-embedded target
|
3 years ago |
|
cpupara.pas
|
6404478ea4
* cleanup of VER3_0 defines
|
3 years ago |
|
cpupi.pas
|
2b59000d56
+ implement compiler support for SEH on Win64
|
5 years ago |
|
cputarg.pas
|
53e5a4a03a
Adding aaarch64-embedded target
|
3 years ago |
|
hlcgcpu.pas
|
7c9fb4b4af
* AArch64: fix storing a 32 bit value in the lower 32 bits of a 64 bit
|
4 years ago |
|
itcpugas.pas
|
046184dfe9
+ ARM64 GAS instruction table unit
|
12 years ago |
|
naarch64util.pas
|
86c097086a
Additional copyright header
|
3 years ago |
|
ncpuadd.pas
|
078595be4c
+ support for software floating point exception handling on AArch64 (-CE)
|
6 years ago |
|
ncpucnv.pas
|
4357caaad8
* Removed unused local vars.
|
6 years ago |
|
ncpucon.pas
|
a019536cd5
* avoid that -0.0 is handled by the eor optimization
|
6 years ago |
|
ncpuflw.pas
|
637976e83f
* patch by Marģers to unify internal error numbers, resolves #37888
|
4 years ago |
|
ncpuinl.pas
|
e443936e12
+ in_min/max_dword/longint support for aarch64
|
3 years ago |
|
ncpumat.pas
|
5ef44c550a
Avoid range/overflow error after commit #49290
|
4 years ago |
|
ncpumem.pas
|
4686f61002
* keep track of the temp position separately from the offset in references,
|
7 years ago |
|
ncpuset.pas
|
7f4b94e408
* generate jump tables into the same section as the code as otherwise we'll get bogus relocations (in case of clang.exe) or a future support for armasm64.exe will reject the relative symbols outright
|
5 years ago |
|
ra64con.inc
|
7cefe8a822
Adding AArch64 CurrentEL register
|
3 years ago |
|
ra64dwa.inc
|
7cefe8a822
Adding AArch64 CurrentEL register
|
3 years ago |
|
ra64nor.inc
|
7cefe8a822
Adding AArch64 CurrentEL register
|
3 years ago |
|
ra64num.inc
|
7cefe8a822
Adding AArch64 CurrentEL register
|
3 years ago |
|
ra64rni.inc
|
7cefe8a822
Adding AArch64 CurrentEL register
|
3 years ago |
|
ra64sri.inc
|
7cefe8a822
Adding AArch64 CurrentEL register
|
3 years ago |
|
ra64sta.inc
|
7cefe8a822
Adding AArch64 CurrentEL register
|
3 years ago |
|
ra64std.inc
|
7cefe8a822
Adding AArch64 CurrentEL register
|
3 years ago |
|
ra64sup.inc
|
7cefe8a822
Adding AArch64 CurrentEL register
|
3 years ago |
|
racpu.pas
|
9376f5a43a
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
4 years ago |
|
racpugas.pas
|
9813eb9048
AArch64 asm reader: add support for fpcmp(e) conditions
|
3 years ago |
|
rgcpu.pas
|
bb977b398d
* AArch64: fix spilling integer registers to stack offsets that cannot be
|
4 years ago |
|
symcpu.pas
|
7dd1d6aa77
o fixes handling of iso i/o parameters/program parameters:
|
10 years ago |
|
tripletcpu.pas
|
eb7ba1690e
* mark all external assemblers using an LLVM tool using af_llvm
|
5 years ago |
florian
3a11ee9a14
* apply OptPass1Data to neg as well