| .. |
|
aasmcpu.pas
|
8445381929
* merged ait_set and ait_thumb_set into a single tai class
|
10 years ago |
|
agavrgas.pas
|
38a72f2ddb
* renamed arm->avr to match the cpu
|
10 years ago |
|
aoptcpu.pas
|
db63693b7e
* tai returned by GetNextInstructionUsingReg must be checked if it is really an instruction
|
10 years ago |
|
aoptcpub.pas
|
e33550b67d
Added support for X,Y,and Z register aliases plus low/high forms, and post-incrementation in AVR assembler reader.
|
11 years ago |
|
aoptcpud.pas
|
bc73f9021c
Merged revisions 5891-10167,10169-10180 via svnmerge from
|
17 years ago |
|
avrreg.dat
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
cgcpu.pas
|
63bf17440c
* use volatile registers first
|
10 years ago |
|
cpubase.pas
|
2b9c0ef3b4
- jmp_instructions shouldn't include call/ret instructions
|
10 years ago |
|
cpuinfo.pas
|
dfd4d3656b
+ avrsim controller target requiring a special avr simulator with a certain memory location handling, see avrsim.pp controller helper unit for what it is needed
|
10 years ago |
|
cpunode.pas
|
b57c95043f
+ support overriding tdef/tsym methods with target-specific functionality:
|
11 years ago |
|
cpupara.pas
|
67b8aceaee
* synchronized with privatetrunk till r30095
|
10 years ago |
|
cpupi.pas
|
eeb15fc445
* Added virtual method tprocinfo.postprocess_code and moved target-specific processing from base class into target-specific descendant classes (ARM and AVR, other targets still to do).
|
11 years ago |
|
cputarg.pas
|
0e13d07a31
+ more avr code
|
17 years ago |
|
hlcgcpu.pas
|
b745dcc64c
* moved g_external_wrapper() to the hlcg, and also g_intf_wrapper() because
|
11 years ago |
|
itcpugas.pas
|
8d960cb608
+ implementation of shifting operations for avr
|
14 years ago |
|
navradd.pas
|
7fe4b13248
Fix broken peephole optimization that was testing the wrong register for modifications.
|
10 years ago |
|
navrcnv.pas
|
f419966f06
+ generic second_int_to_bool, depends on OP_OR setting flags
|
14 years ago |
|
navrmat.pas
|
e7ac66a6c4
* removed nested comments
|
11 years ago |
|
raavr.pas
|
0e13d07a31
+ more avr code
|
17 years ago |
|
raavrgas.pas
|
7e3abd4b38
* fixed warning about signed integer to pointer conversion
|
11 years ago |
|
ravrcon.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrdwa.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrnor.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrnum.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrrni.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrsri.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrsta.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrstd.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
ravrsup.inc
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
|
rgcpu.pas
|
5ef93e85b8
+ added extra "orgsupreg" parameter to do_spill_read/do_spill_written/
|
11 years ago |
|
symcpu.pas
|
02495c17bd
Fix a typo. The CPU specific version of "ttypesym" should be called "tcputypesym" and not "tcpuypesym".
|
11 years ago |
florian
63bf17440c
* use volatile registers first