| .. |
|
aoptcpu.pas
|
298cde6489
+ initial code in aoptcpu for i8086: make use of lds/les
|
10 years ago |
|
aoptcpub.pas
|
19c8abac0b
+ enable jump optimizer for i8086
|
12 years ago |
|
aoptcpud.pas
|
19c8abac0b
+ enable jump optimizer for i8086
|
12 years ago |
|
cgcpu.pas
|
40193ea1db
Add pi_has_open_array_parameter to proc_info.flags as this requires special handling for i8086 huge memory model to restore DS register correctly
|
9 years ago |
|
cpubase.inc
|
298cde6489
+ initial code in aoptcpu for i8086: make use of lds/les
|
10 years ago |
|
cpuinfo.pas
|
3cb9be73bc
Moved tcontrollerdatatype out into cpuinfo.
|
10 years ago |
|
cpunode.pas
|
3cc8ff11e3
+ generate the stack segment for i8086 far data memory models from within fpc
|
11 years ago |
|
cpupara.pas
|
fa3b0ca312
* support marking defs created via the getreusable*() class methods as
|
9 years ago |
|
cpupi.pas
|
a6e39edb8f
* moved the insertion of fwaits for 8087 from the nasm asm writer to ti8086procinfo.postprocess_code
|
10 years ago |
|
cputarg.pas
|
839ab714cc
+ started implementing a win16 target :)
|
10 years ago |
|
hlcgcpu.pas
|
1e33924f73
+ support procvardefs (address only) in i8086's hlcgcpu.getaddressregister; this
|
9 years ago |
|
i8086att.inc
|
a3964d9ee0
+ support for RDTSCP, resolves issue #28916
|
9 years ago |
|
i8086atts.inc
|
a3964d9ee0
+ support for RDTSCP, resolves issue #28916
|
9 years ago |
|
i8086int.inc
|
a3964d9ee0
+ support for RDTSCP, resolves issue #28916
|
9 years ago |
|
i8086nop.inc
|
e877bae4fc
+ add 'jmp rm16' and 'call rm16' before the rm32 versions on i8086, so the
|
9 years ago |
|
i8086op.inc
|
a3964d9ee0
+ support for RDTSCP, resolves issue #28916
|
9 years ago |
|
i8086prop.inc
|
a3964d9ee0
+ support for RDTSCP, resolves issue #28916
|
9 years ago |
|
i8086tab.inc
|
80b3e3020a
* the SEGFS and SEGGS prefixes are 386+
|
9 years ago |
|
n8086add.pas
|
863daace35
+ implemented correct simplification of far pointer comparison of two pointer const nodes
|
9 years ago |
|
n8086cal.pas
|
bacd303208
* synchronized with trunk up to r27758
|
11 years ago |
|
n8086cnv.pas
|
a55b728d34
* optimizations for ofs() on i8086 to load only the offset (in a temporary
|
9 years ago |
|
n8086con.pas
|
b0130c008d
+ show the full segment:offset value of far and huge pointer const nodes in the node tree generated by -vp
|
9 years ago |
|
n8086inl.pas
|
c39128708e
+ implemented inc/dec for huge pointers
|
10 years ago |
|
n8086ld.pas
|
66725cf170
* fixed huge memory model threadvars after r32013
|
9 years ago |
|
n8086mat.pas
|
7e6ba9db2a
* do an even better optimization (swap registers in the result, saving 2 mov
|
9 years ago |
|
n8086mem.pas
|
a55b728d34
* optimizations for ofs() on i8086 to load only the offset (in a temporary
|
9 years ago |
|
n8086tcon.pas
|
ef2c6065b6
+ added support for word/smallint typed constants, initialized with ofs() on i8086
|
9 years ago |
|
n8086util.pas
|
1910177cf0
+ added heapmax support to the $M directive on i8086-msdos. It is currently
|
11 years ago |
|
r8086ari.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r8086att.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r8086con.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r8086dwrf.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r8086int.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r8086iri.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r8086nasm.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r8086nor.inc
|
107a6f6552
* i8086 versions of i386*.inc and r386*.inc renamed to i8086*.inc and r8086*.inc
|
12 years ago |
|
r8086nri.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r8086num.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r8086ot.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r8086rni.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r8086sri.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
r8086stab.inc
|
107a6f6552
* i8086 versions of i386*.inc and r386*.inc renamed to i8086*.inc and r8086*.inc
|
12 years ago |
|
r8086std.inc
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 years ago |
|
ra8086att.pas
|
a04cbc09b0
* changed the default i8086 asmmode to Intel
|
12 years ago |
|
ra8086int.pas
|
a04cbc09b0
* changed the default i8086 asmmode to Intel
|
12 years ago |
|
rgcpu.pas
|
bacd303208
* synchronized with trunk up to r27758
|
11 years ago |
|
symcpu.pas
|
b26e10d53c
+ generate proper win16 prologue/epilogue for exported routines (we don't yet
|
10 years ago |
|
tgcpu.pas
|
9880b53242
* changed all alignment parameters in the temp manager to shortint
|
11 years ago |
nickysn
80b3e3020a
* the SEGFS and SEGGS prefixes are 386+