florian 48fe8e6208 * unify internalerror hai 5 meses
..
a64att.inc 88ab9576b1 * a64: Added "ABS" and "CTZ" mnemonics (CSSC instructions) hai 1 ano
a64atts.inc 88ab9576b1 * a64: Added "ABS" and "CTZ" mnemonics (CSSC instructions) hai 1 ano
a64ins.dat 88ab9576b1 * a64: Added "ABS" and "CTZ" mnemonics (CSSC instructions) hai 1 ano
a64nop.inc 0197b84b7f + instruction table generator for arm64 %!s(int64=13) %!d(string=hai) anos
a64op.inc 88ab9576b1 * a64: Added "ABS" and "CTZ" mnemonics (CSSC instructions) hai 1 ano
a64reg.dat 7cefe8a822 Adding AArch64 CurrentEL register %!s(int64=3) %!d(string=hai) anos
a64tab.inc 585e4a9a14 * corrected cosmetic ARM/AArch64 copy/paste leftovers (patch by %!s(int64=10) %!d(string=hai) anos
aasmcpu.pas 48fe8e6208 * unify internalerror hai 5 meses
agcpugas.pas 373ebbcf41 Enable -Aas-clang for unix and embedded targets for aarch64 compiler hai 7 meses
aoptcpu.pas 1802a8c493 + apply OptPass1Data to variable shifting/rotating operations as well hai 8 meses
aoptcpub.pas 281b3ad276 * fix case completeness and unreachable code warnings in compiler that would %!s(int64=6) %!d(string=hai) anos
aoptcpud.pas e1af3ecc5d + assembler optimizer unit skeleton %!s(int64=13) %!d(string=hai) anos
cgcpu.pas d71f823373 * cleanup hai 8 meses
cpubase.pas ef1cb852a8 * a64: New CSEL block optimisations ported over from x86 CMOV block optimisations hai 1 ano
cpuinfo.pas 1ba93085f7 * a64: Added DOTPROD and PAUTH support flags to relevant instruction sets (v8.4+ and v8.3+ respectively) hai 1 ano
cpunode.pas bf970b29f4 * arm / a64: TAsmNode debugging info is now output for ARM and AArch64 hai 1 ano
cpupara.pas 0430e1bd1a * pass all const record parameters on aarch64-win64 as references due to the habit of passing records as pointers by using the const modifier in the Windows unit hai 11 meses
cpupi.pas 2b59000d56 + implement compiler support for SEH on Win64 %!s(int64=5) %!d(string=hai) anos
cputarg.pas 53e5a4a03a Adding aaarch64-embedded target %!s(int64=3) %!d(string=hai) anos
hlcgcpu.pas 7c9fb4b4af * AArch64: fix storing a 32 bit value in the lower 32 bits of a 64 bit %!s(int64=4) %!d(string=hai) anos
itcpugas.pas 046184dfe9 + ARM64 GAS instruction table unit %!s(int64=13) %!d(string=hai) anos
naarch64util.pas 4e8b1cb97a * Fixed signature of insert_init_final_table hai 1 ano
ncpuadd.pas 2b7df4237b * nf_pass1_done, nf_error, nf_processing and nf_do_not_execute hai 1 ano
ncpucnv.pas 4357caaad8 * Removed unused local vars. %!s(int64=7) %!d(string=hai) anos
ncpucon.pas a019536cd5 * avoid that -0.0 is handled by the eor optimization %!s(int64=6) %!d(string=hai) anos
ncpuflw.pas 637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 %!s(int64=5) %!d(string=hai) anos
ncpuinl.pas 77c86cafd0 * a64: Fixed bug where unsigned min/max inlines used a signed comparison hai 1 ano
ncpumat.pas 09be204011 + extend node_not_zero to take range types into account hai 8 meses
ncpumem.pas 4686f61002 * keep track of the temp position separately from the offset in references, %!s(int64=7) %!d(string=hai) anos
ncpuset.pas cba0ca490e * genlinearlist and genlinearcmplist for case blocks now allocate the flags properly hai 6 meses
ra64con.inc 7cefe8a822 Adding AArch64 CurrentEL register %!s(int64=3) %!d(string=hai) anos
ra64dwa.inc 7cefe8a822 Adding AArch64 CurrentEL register %!s(int64=3) %!d(string=hai) anos
ra64nor.inc 7cefe8a822 Adding AArch64 CurrentEL register %!s(int64=3) %!d(string=hai) anos
ra64num.inc 7cefe8a822 Adding AArch64 CurrentEL register %!s(int64=3) %!d(string=hai) anos
ra64rni.inc 7cefe8a822 Adding AArch64 CurrentEL register %!s(int64=3) %!d(string=hai) anos
ra64sri.inc 7cefe8a822 Adding AArch64 CurrentEL register %!s(int64=3) %!d(string=hai) anos
ra64sta.inc 7cefe8a822 Adding AArch64 CurrentEL register %!s(int64=3) %!d(string=hai) anos
ra64std.inc 7cefe8a822 Adding AArch64 CurrentEL register %!s(int64=3) %!d(string=hai) anos
ra64sup.inc 7cefe8a822 Adding AArch64 CurrentEL register %!s(int64=3) %!d(string=hai) anos
racpu.pas 9376f5a43a * AArch64: added SIMD instructions (only plain ARMv8-A for now) %!s(int64=5) %!d(string=hai) anos
racpugas.pas 9813eb9048 AArch64 asm reader: add support for fpcmp(e) conditions %!s(int64=3) %!d(string=hai) anos
rgcpu.pas bb977b398d * AArch64: fix spilling integer registers to stack offsets that cannot be %!s(int64=4) %!d(string=hai) anos
symcpu.pas 7dd1d6aa77 o fixes handling of iso i/o parameters/program parameters: %!s(int64=10) %!d(string=hai) anos
tripletcpu.pas eb7ba1690e * mark all external assemblers using an LLVM tool using af_llvm %!s(int64=5) %!d(string=hai) anos