florian c7290bfb78 * enclose {$define DEBUG_AOPTCPU} in {$ifdef EXTDEBUG} hai 7 meses
..
aasmcpu.pas be9bfbecc5 typo fixed hai 1 ano
aoptcpu.pas c7290bfb78 * enclose {$define DEBUG_AOPTCPU} in {$ifdef EXTDEBUG} hai 7 meses
aoptcpub.pas 9b0ff05ee8 - get rid of MaxOps, it is redundant with max_operands %!s(int64=7) %!d(string=hai) anos
aoptcpud.pas 0c8546f94c * more MIPS code of David Zhang integrated %!s(int64=16) %!d(string=hai) anos
cgcpu.pas f49da05633 * unified g_concatcopy_move hai 1 ano
cpubase.pas 8bd1f19639 * few MIPS64 fixes %!s(int64=3) %!d(string=hai) anos
cpuelf.pas 637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 %!s(int64=5) %!d(string=hai) anos
cpugas.pas e8c6274915 Add -msoft-float or -mhard-float option to GNU assembler calls hai 1 ano
cpuinfo.pas 7b02331168 + added fpu_libgcc to MIPS hai 1 ano
cpunode.pas a0efde8167 * automatically generate necessary indirect symbols when a new assembler %!s(int64=9) %!d(string=hai) anos
cpupara.pas 46dcffed42 * MIPS64: make use of DMTC1 instruction hai 1 ano
cpupi.pas 034c361804 resolveReadAfterWrite moved to aasmcpu.pas hai 1 ano
cputarg.pas 17c0765655 Indentation hai 1 ano
hlcgcpu.pas e9d8bcf484 hlcgcpu.pas: uses unit systems + t_ps1.pas: correct Message3 hai 1 ano
itcpugas.pas 281b3ad276 * fix case completeness and unreachable code warnings in compiler that would %!s(int64=6) %!d(string=hai) anos
mipsreg.dat f870b0f8fc Fix stabs number for FPU register, which start at 38 instead of 32 %!s(int64=9) %!d(string=hai) anos
ncpuadd.pas b2e553d3c4 * mips64el compiler can be compiled %!s(int64=3) %!d(string=hai) anos
ncpucall.pas 4c68ea1000 * use pocalls_cdecl and cstylearrayofconst more consistently instead of %!s(int64=8) %!d(string=hai) anos
ncpucnv.pas b077d17cdd * MIPS: don't generate FPU code for int to real conversion when FPU emulation is enabled hai 1 ano
ncpuinln.pas bf7bf44727 * MIPS: don't generate FPU code for abs(real), sqr(real) and sqrt(real) in case hai 1 ano
ncpuld.pas 281b3ad276 * fix case completeness and unreachable code warnings in compiler that would %!s(int64=6) %!d(string=hai) anos
ncpumat.pas 85c7368759 * handle also simulated flags in tmipselnotnode.second_boolean, resolves #39877 %!s(int64=3) %!d(string=hai) anos
ncpuset.pas 07bd4ba517 * let all the case code generation work with tconstexprint instead of aint, %!s(int64=6) %!d(string=hai) anos
opcode.inc 2f5cbbacb7 DynArrays works hai 1 ano
racpugas.pas 637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 %!s(int64=5) %!d(string=hai) anos
rgcpu.pas 03f4685455 + sanity checks in mips and sparc register allocator %!s(int64=3) %!d(string=hai) anos
rmipscon.inc e367ccc0ee * MIPS: changed superregister number for $fcc0..$fcc7 to start from 32, so that range 0..31 can be used without translating into symbolic names. %!s(int64=11) %!d(string=hai) anos
rmipsdwf.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). %!s(int64=11) %!d(string=hai) anos
rmipsgas.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). %!s(int64=11) %!d(string=hai) anos
rmipsgri.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). %!s(int64=11) %!d(string=hai) anos
rmipsgss.inc f58fcdf401 + basic mips stuff %!s(int64=20) %!d(string=hai) anos
rmipsnor.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). %!s(int64=11) %!d(string=hai) anos
rmipsnum.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). %!s(int64=11) %!d(string=hai) anos
rmipsrni.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). %!s(int64=11) %!d(string=hai) anos
rmipssri.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). %!s(int64=11) %!d(string=hai) anos
rmipssta.inc fd6d3b4971 Regenerated after change in mipsreg.dat %!s(int64=9) %!d(string=hai) anos
rmipsstd.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). %!s(int64=11) %!d(string=hai) anos
rmipssup.inc e367ccc0ee * MIPS: changed superregister number for $fcc0..$fcc7 to start from 32, so that range 0..31 can be used without translating into symbolic names. %!s(int64=11) %!d(string=hai) anos
strinst.inc 2f5cbbacb7 DynArrays works hai 1 ano
symcpu.pas 7dd1d6aa77 o fixes handling of iso i/o parameters/program parameters: %!s(int64=10) %!d(string=hai) anos
tripletcpu.pas eb7ba1690e * mark all external assemblers using an LLVM tool using af_llvm %!s(int64=5) %!d(string=hai) anos