| .. |
|
a64att.inc
|
88ab9576b1
* a64: Added "ABS" and "CTZ" mnemonics (CSSC instructions)
|
1 年之前 |
|
a64atts.inc
|
88ab9576b1
* a64: Added "ABS" and "CTZ" mnemonics (CSSC instructions)
|
1 年之前 |
|
a64ins.dat
|
88ab9576b1
* a64: Added "ABS" and "CTZ" mnemonics (CSSC instructions)
|
1 年之前 |
|
a64nop.inc
|
0197b84b7f
+ instruction table generator for arm64
|
12 年之前 |
|
a64op.inc
|
88ab9576b1
* a64: Added "ABS" and "CTZ" mnemonics (CSSC instructions)
|
1 年之前 |
|
a64reg.dat
|
7cefe8a822
Adding AArch64 CurrentEL register
|
3 年之前 |
|
a64tab.inc
|
585e4a9a14
* corrected cosmetic ARM/AArch64 copy/paste leftovers (patch by
|
10 年之前 |
|
aasmcpu.pas
|
8cafafc3e6
+ add missing instructions
|
1 年之前 |
|
agcpugas.pas
|
bba4edb6d0
* a64: ARMv8.7 through ARMv8.9 have been added as AArch64 CPU types, along with support for the CSSC extension.
|
1 年之前 |
|
aoptcpu.pas
|
9ee1821622
* arm / a64: Extended the AND; CMP -> ANDS family of optimisations to catch BIC as well as AND
|
1 年之前 |
|
aoptcpub.pas
|
281b3ad276
* fix case completeness and unreachable code warnings in compiler that would
|
6 年之前 |
|
aoptcpud.pas
|
e1af3ecc5d
+ assembler optimizer unit skeleton
|
12 年之前 |
|
cgcpu.pas
|
47d2395110
* set operand size properly for STX*
|
1 年之前 |
|
cpubase.pas
|
ef1cb852a8
* a64: New CSEL block optimisations ported over from x86 CMOV block optimisations
|
1 年之前 |
|
cpuinfo.pas
|
1ba93085f7
* a64: Added DOTPROD and PAUTH support flags to relevant instruction sets (v8.4+ and v8.3+ respectively)
|
1 年之前 |
|
cpunode.pas
|
bf970b29f4
* arm / a64: TAsmNode debugging info is now output for ARM and AArch64
|
1 年之前 |
|
cpupara.pas
|
657f3c52bf
* according to Jonas iOS doesn't zero extend results in the callee either, so check removed
|
1 年之前 |
|
cpupi.pas
|
2b59000d56
+ implement compiler support for SEH on Win64
|
5 年之前 |
|
cputarg.pas
|
53e5a4a03a
Adding aaarch64-embedded target
|
3 年之前 |
|
hlcgcpu.pas
|
7c9fb4b4af
* AArch64: fix storing a 32 bit value in the lower 32 bits of a 64 bit
|
4 年之前 |
|
itcpugas.pas
|
046184dfe9
+ ARM64 GAS instruction table unit
|
12 年之前 |
|
naarch64util.pas
|
4e8b1cb97a
* Fixed signature of insert_init_final_table
|
1 年之前 |
|
ncpuadd.pas
|
2b7df4237b
* nf_pass1_done, nf_error, nf_processing and nf_do_not_execute
|
1 年之前 |
|
ncpucnv.pas
|
4357caaad8
* Removed unused local vars.
|
6 年之前 |
|
ncpucon.pas
|
a019536cd5
* avoid that -0.0 is handled by the eor optimization
|
6 年之前 |
|
ncpuflw.pas
|
637976e83f
* patch by Marģers to unify internal error numbers, resolves #37888
|
4 年之前 |
|
ncpuinl.pas
|
77c86cafd0
* a64: Fixed bug where unsigned min/max inlines used a signed comparison
|
1 年之前 |
|
ncpumat.pas
|
a71cc71585
+ function needs_check_for_fpu_exceptions to unify fpu exception handling
|
1 年之前 |
|
ncpumem.pas
|
4686f61002
* keep track of the temp position separately from the offset in references,
|
7 年之前 |
|
ncpuset.pas
|
605b21af8c
* a64: win64 implementation of jump table now
|
1 年之前 |
|
ra64con.inc
|
7cefe8a822
Adding AArch64 CurrentEL register
|
3 年之前 |
|
ra64dwa.inc
|
7cefe8a822
Adding AArch64 CurrentEL register
|
3 年之前 |
|
ra64nor.inc
|
7cefe8a822
Adding AArch64 CurrentEL register
|
3 年之前 |
|
ra64num.inc
|
7cefe8a822
Adding AArch64 CurrentEL register
|
3 年之前 |
|
ra64rni.inc
|
7cefe8a822
Adding AArch64 CurrentEL register
|
3 年之前 |
|
ra64sri.inc
|
7cefe8a822
Adding AArch64 CurrentEL register
|
3 年之前 |
|
ra64sta.inc
|
7cefe8a822
Adding AArch64 CurrentEL register
|
3 年之前 |
|
ra64std.inc
|
7cefe8a822
Adding AArch64 CurrentEL register
|
3 年之前 |
|
ra64sup.inc
|
7cefe8a822
Adding AArch64 CurrentEL register
|
3 年之前 |
|
racpu.pas
|
9376f5a43a
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
4 年之前 |
|
racpugas.pas
|
9813eb9048
AArch64 asm reader: add support for fpcmp(e) conditions
|
3 年之前 |
|
rgcpu.pas
|
bb977b398d
* AArch64: fix spilling integer registers to stack offsets that cannot be
|
4 年之前 |
|
symcpu.pas
|
7dd1d6aa77
o fixes handling of iso i/o parameters/program parameters:
|
10 年之前 |
|
tripletcpu.pas
|
eb7ba1690e
* mark all external assemblers using an LLVM tool using af_llvm
|
5 年之前 |
florian
47d2395110
* set operand size properly for STX*