florian 637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 4 년 전
..
aasmcpu.pas 637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 4 년 전
aoptcpu.pas 6478a727d7 * Fixed the peephole optimization of conditional movs for mips. 5 년 전
aoptcpub.pas 9b0ff05ee8 - get rid of MaxOps, it is redundant with max_operands 6 년 전
aoptcpud.pas 0c8546f94c * more MIPS code of David Zhang integrated 15 년 전
cgcpu.pas 637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 4 년 전
cpubase.pas e1e8986462 * patch by J. Gareth Moreton, issue #36271, part 3: support for the other architectures 5 년 전
cpuelf.pas 637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 4 년 전
cpugas.pas 637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 4 년 전
cpuinfo.pas 592df7fa59 * disable cs_opt_regvar on all platforms when compiled for LLVM (LLVM does 5 년 전
cpunode.pas a0efde8167 * automatically generate necessary indirect symbols when a new assembler 9 년 전
cpupara.pas 77658b925b * disable regular array -> dynamic array type coversion support unless 6 년 전
cpupi.pas 79dfd9fb51 + MIPS: take care of setnoat 5 년 전
cputarg.pas b2b26f84cf * partially merged the mips-embedded branch of Michael Ring: 11 년 전
hlcgcpu.pas 637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 4 년 전
itcpugas.pas 281b3ad276 * fix case completeness and unreachable code warnings in compiler that would 6 년 전
mipsreg.dat f870b0f8fc Fix stabs number for FPU register, which start at 38 instead of 32 8 년 전
ncpuadd.pas ce598c15ec * factored out the conditions under which add nodes need to perform 6 년 전
ncpucall.pas 4c68ea1000 * use pocalls_cdecl and cstylearrayofconst more consistently instead of 8 년 전
ncpucnv.pas 637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 4 년 전
ncpuinln.pas 637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 4 년 전
ncpuld.pas 281b3ad276 * fix case completeness and unreachable code warnings in compiler that would 6 년 전
ncpumat.pas 28f25b2df0 * reworked usage of tcgnotnode.handle_locjump 5 년 전
ncpuset.pas 07bd4ba517 * let all the case code generation work with tconstexprint instead of aint, 6 년 전
opcode.inc 4e7c908b0d + MIPS: added movn and movz instructions. 11 년 전
racpugas.pas 637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 4 년 전
rgcpu.pas 4686f61002 * keep track of the temp position separately from the offset in references, 7 년 전
rmipscon.inc e367ccc0ee * MIPS: changed superregister number for $fcc0..$fcc7 to start from 32, so that range 0..31 can be used without translating into symbolic names. 11 년 전
rmipsdwf.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). 11 년 전
rmipsgas.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). 11 년 전
rmipsgri.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). 11 년 전
rmipsgss.inc f58fcdf401 + basic mips stuff 20 년 전
rmipsnor.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). 11 년 전
rmipsnum.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). 11 년 전
rmipsrni.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). 11 년 전
rmipssri.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). 11 년 전
rmipssta.inc fd6d3b4971 Regenerated after change in mipsreg.dat 8 년 전
rmipsstd.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). 11 년 전
rmipssup.inc e367ccc0ee * MIPS: changed superregister number for $fcc0..$fcc7 to start from 32, so that range 0..31 can be used without translating into symbolic names. 11 년 전
strinst.inc 4e7c908b0d + MIPS: added movn and movz instructions. 11 년 전
symcpu.pas 7dd1d6aa77 o fixes handling of iso i/o parameters/program parameters: 10 년 전
tripletcpu.pas eb7ba1690e * mark all external assemblers using an LLVM tool using af_llvm 5 년 전