| .. |
|
aasmcpu.pas
|
1cb8c0d00c
* specify the def of assembler level symbols defined via
|
9 years ago |
|
agarmgas.pas
|
74a49b5f91
* restructured the the TExternalAssembler constructors so that the
|
8 years ago |
|
aoptcpu.pas
|
09a8cafcd7
Restricted MlaCmp>Mlas optimization to only work in ARM mode.
|
8 years ago |
|
aoptcpub.pas
|
d37e72dbf9
* ARM: instructions do modify the base register of pre/postindexed references. Report this fact in spilling_get_operation_type_ref and RegModifiedByInstruction functions.
|
11 years ago |
|
aoptcpud.pas
|
790a4fe2d3
* log and id tags removed
|
20 years ago |
|
armatt.inc
|
9d1646e2a8
Add support for writeback in RFE and SRS instructions.
|
9 years ago |
|
armatts.inc
|
9d1646e2a8
Add support for writeback in RFE and SRS instructions.
|
9 years ago |
|
armins.dat
|
c564acd378
* fix assembling of vfnm*
|
9 years ago |
|
armnop.inc
|
439027a8de
Add most pre-UAL VFP instruction forms.
|
10 years ago |
|
armop.inc
|
9d1646e2a8
Add support for writeback in RFE and SRS instructions.
|
9 years ago |
|
armreg.dat
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 years ago |
|
armtab.inc
|
c564acd378
* fix assembling of vfnm*
|
9 years ago |
|
cgcpu.pas
|
f3889a191b
Generate bx lr exit instruction in Thumb-2 instead of mov pc,lr as bx lr will trigger an exception return but mov doesn't.
|
8 years ago |
|
cpubase.pas
|
880d438704
* renamed t<cpuname>procinfo to tcpuprocinfo for all targets, so we can
|
8 years ago |
|
cpuelf.pas
|
86940dfb32
AROS: added arm-aros target to compiler and fpcmake
|
8 years ago |
|
cpuinfo.pas
|
5b755661d8
+ patch by Simon Ameis: adds all the STM32F091* microcontroller units to the list of supported ARM MCUs, resolves issue #32484
|
7 years ago |
|
cpunode.pas
|
a0efde8167
* automatically generate necessary indirect symbols when a new assembler
|
9 years ago |
|
cpupara.pas
|
4c68ea1000
* use pocalls_cdecl and cstylearrayofconst more consistently instead of
|
8 years ago |
|
cpupi.pas
|
880d438704
* renamed t<cpuname>procinfo to tcpuprocinfo for all targets, so we can
|
8 years ago |
|
cputarg.pas
|
86940dfb32
AROS: added arm-aros target to compiler and fpcmake
|
8 years ago |
|
hlcgcpu.pas
|
a25ebbba3e
+ added volatility information to all memory references
|
8 years ago |
|
itcpugas.pas
|
47d43750e4
* remove unused units from uses statements
|
12 years ago |
|
narmadd.pas
|
e1546303f8
+ enable use of vfma and friends on arm when doing fastmath optimizations
|
9 years ago |
|
narmcal.pas
|
f5f895e2a3
syscalls: unify call reference creation across 4 different CPU archs. less copypasted code, brings x86_64 AROS support up to speed
|
8 years ago |
|
narmcnv.pas
|
c961c72c30
* tarmtypeconvnode.first_int_to_real should call the generic method in the parent class, if soft fpu code is generated, resolves #31350
|
8 years ago |
|
narmcon.pas
|
a25ebbba3e
+ added volatility information to all memory references
|
8 years ago |
|
narminl.pas
|
a25ebbba3e
+ added volatility information to all memory references
|
8 years ago |
|
narmmat.pas
|
efc5e339d0
* use an enum instead of integer constants to represent inline numbers
|
8 years ago |
|
narmmem.pas
|
d6de2c03cb
* generic part of r26050 from the hlcgllvm branch: made tcgvecnode hlcg-safe
|
10 years ago |
|
narmset.pas
|
95094e9a8f
* Removed unused vars.
|
8 years ago |
|
pp.lpi.template
|
1f032375c3
* improved template with help from Mattias Gaertner
|
19 years ago |
|
raarm.pas
|
780e75bfac
o patch by Jeppe Johansen to fix mantis #17472:
|
14 years ago |
|
raarmgas.pas
|
4cf2a2672a
changes to fix #32043
|
7 years ago |
|
rarmcon.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 years ago |
|
rarmdwa.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 years ago |
|
rarmnor.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 years ago |
|
rarmnum.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 years ago |
|
rarmrni.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 years ago |
|
rarmsri.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 years ago |
|
rarmsta.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 years ago |
|
rarmstd.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 years ago |
|
rarmsup.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 years ago |
|
rgcpu.pas
|
b41989adfa
* offset of vstr/vld is limited to +/- 1020, take care of this during spilling
|
8 years ago |
|
symcpu.pas
|
657aa06360
arm: arm-aros syscall support
|
8 years ago |
florian
4cf2a2672a
changes to fix #32043