| .. |
|
a64att.inc
|
d53b17cadc
+ Aarch64: completed LSE support for all interlocked operations
|
4 years ago |
|
a64atts.inc
|
d53b17cadc
+ Aarch64: completed LSE support for all interlocked operations
|
4 years ago |
|
a64ins.dat
|
d53b17cadc
+ Aarch64: completed LSE support for all interlocked operations
|
4 years ago |
|
a64nop.inc
|
0197b84b7f
+ instruction table generator for arm64
|
13 years ago |
|
a64op.inc
|
d53b17cadc
+ Aarch64: completed LSE support for all interlocked operations
|
4 years ago |
|
a64reg.dat
|
9376f5a43a
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
4 years ago |
|
a64tab.inc
|
585e4a9a14
* corrected cosmetic ARM/AArch64 copy/paste leftovers (patch by
|
10 years ago |
|
aasmcpu.pas
|
d53b17cadc
+ Aarch64: completed LSE support for all interlocked operations
|
4 years ago |
|
agcpugas.pas
|
595edf6f9b
Use as-clang as idtxt for as_aarch64_clang_gas_info
|
4 years ago |
|
aoptcpu.pas
|
77681333f5
* patch by J. Gareth Moreton: AArch64 OptPass1Shift register tracking fault fix, resolves #38691
|
4 years ago |
|
aoptcpub.pas
|
281b3ad276
* fix case completeness and unreachable code warnings in compiler that would
|
6 years ago |
|
aoptcpud.pas
|
e1af3ecc5d
+ assembler optimizer unit skeleton
|
13 years ago |
|
cgcpu.pas
|
c90616944d
+ Aarch64: create better code for not(<byte>)
|
4 years ago |
|
cpubase.pas
|
599ba8cc2a
+ generate initial cfi for aarch64
|
4 years ago |
|
cpuinfo.pas
|
f38f9ff930
* Aarch64: cpu capabilites defines properly named
|
4 years ago |
|
cpunode.pas
|
2b59000d56
+ implement compiler support for SEH on Win64
|
5 years ago |
|
cpupara.pas
|
44b325ec3e
* Initialize result out parameter by caling the constructor Init, not the method Reset.
|
4 years ago |
|
cpupi.pas
|
2b59000d56
+ implement compiler support for SEH on Win64
|
5 years ago |
|
cputarg.pas
|
d8021a1102
+ FreeBSD/AArch64 support (patch by Mikaël Urankar, mantis #38441)
|
4 years ago |
|
hlcgcpu.pas
|
7c9fb4b4af
* AArch64: fix storing a 32 bit value in the lower 32 bits of a 64 bit
|
4 years ago |
|
itcpugas.pas
|
046184dfe9
+ ARM64 GAS instruction table unit
|
13 years ago |
|
ncpuadd.pas
|
078595be4c
+ support for software floating point exception handling on AArch64 (-CE)
|
6 years ago |
|
ncpucnv.pas
|
4357caaad8
* Removed unused local vars.
|
6 years ago |
|
ncpucon.pas
|
a019536cd5
* avoid that -0.0 is handled by the eor optimization
|
6 years ago |
|
ncpuflw.pas
|
637976e83f
* patch by Marģers to unify internal error numbers, resolves #37888
|
4 years ago |
|
ncpuinl.pas
|
5557dbedf2
+ Aarch64: directly inline code for frac(...)
|
4 years ago |
|
ncpumat.pas
|
256ca9d210
* patch by J. Gareth Moreton: AArch64 "magic division"
|
4 years ago |
|
ncpumem.pas
|
4686f61002
* keep track of the temp position separately from the offset in references,
|
7 years ago |
|
ncpuset.pas
|
7f4b94e408
* generate jump tables into the same section as the code as otherwise we'll get bogus relocations (in case of clang.exe) or a future support for armasm64.exe will reject the relative symbols outright
|
5 years ago |
|
ra64con.inc
|
9376f5a43a
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
4 years ago |
|
ra64dwa.inc
|
9376f5a43a
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
4 years ago |
|
ra64nor.inc
|
9376f5a43a
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
4 years ago |
|
ra64num.inc
|
9376f5a43a
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
4 years ago |
|
ra64rni.inc
|
9376f5a43a
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
4 years ago |
|
ra64sri.inc
|
9376f5a43a
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
4 years ago |
|
ra64sta.inc
|
9376f5a43a
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
4 years ago |
|
ra64std.inc
|
9376f5a43a
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
4 years ago |
|
ra64sup.inc
|
9376f5a43a
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
4 years ago |
|
racpu.pas
|
9376f5a43a
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
4 years ago |
|
racpugas.pas
|
cfa3f4fa8c
+ added b.cc/b.cs support to AArch64 assembler reader (mantis #38485)
|
4 years ago |
|
rgcpu.pas
|
bb977b398d
* AArch64: fix spilling integer registers to stack offsets that cannot be
|
4 years ago |
|
symcpu.pas
|
7dd1d6aa77
o fixes handling of iso i/o parameters/program parameters:
|
10 years ago |
|
tripletcpu.pas
|
eb7ba1690e
* mark all external assemblers using an LLVM tool using af_llvm
|
5 years ago |
florian
256ca9d210
* patch by J. Gareth Moreton: AArch64 "magic division"