| .. |
|
aasmcpu.pas
|
530a962dfc
thx god You seen it! (reverse)
|
11 months ago |
|
aoptcpu.pas
|
75a9c5b500
Also avoid invalid typecast for RegLoadedWithNewValue method for mips, sparcgen and xtensa
|
4 years ago |
|
aoptcpub.pas
|
9b0ff05ee8
- get rid of MaxOps, it is redundant with max_operands
|
6 years ago |
|
aoptcpud.pas
|
0c8546f94c
* more MIPS code of David Zhang integrated
|
16 years ago |
|
cgcpu.pas
|
f49da05633
* unified g_concatcopy_move
|
1 year ago |
|
cpubase.pas
|
8bd1f19639
* few MIPS64 fixes
|
3 years ago |
|
cpuelf.pas
|
637976e83f
* patch by Marģers to unify internal error numbers, resolves #37888
|
4 years ago |
|
cpugas.pas
|
52651a7ede
First compiler Build
|
11 months ago |
|
cpuinfo.pas
|
f584c559fd
* fold the MIPS tabitype into tabi as the former wasn't really used or hooked up anyway; this way the ABI can be set using -Ca<abi>
|
1 year ago |
|
cpunode.pas
|
a0efde8167
* automatically generate necessary indirect symbols when a new assembler
|
9 years ago |
|
cpupara.pas
|
d153c75e84
* small MIPS64 fix
|
3 years ago |
|
cpupi.pas
|
034c361804
resolveReadAfterWrite moved to aasmcpu.pas
|
11 months ago |
|
cputarg.pas
|
17c0765655
Indentation
|
11 months ago |
|
hlcgcpu.pas
|
e9d8bcf484
hlcgcpu.pas: uses unit systems + t_ps1.pas: correct Message3
|
11 months ago |
|
itcpugas.pas
|
281b3ad276
* fix case completeness and unreachable code warnings in compiler that would
|
6 years ago |
|
mipsreg.dat
|
f870b0f8fc
Fix stabs number for FPU register, which start at 38 instead of 32
|
8 years ago |
|
ncpuadd.pas
|
b2e553d3c4
* mips64el compiler can be compiled
|
3 years ago |
|
ncpucall.pas
|
4c68ea1000
* use pocalls_cdecl and cstylearrayofconst more consistently instead of
|
8 years ago |
|
ncpucnv.pas
|
637976e83f
* patch by Marģers to unify internal error numbers, resolves #37888
|
4 years ago |
|
ncpuinln.pas
|
637976e83f
* patch by Marģers to unify internal error numbers, resolves #37888
|
4 years ago |
|
ncpuld.pas
|
281b3ad276
* fix case completeness and unreachable code warnings in compiler that would
|
6 years ago |
|
ncpumat.pas
|
85c7368759
* handle also simulated flags in tmipselnotnode.second_boolean, resolves #39877
|
3 years ago |
|
ncpuset.pas
|
07bd4ba517
* let all the case code generation work with tconstexprint instead of aint,
|
6 years ago |
|
opcode.inc
|
2f5cbbacb7
DynArrays works
|
11 months ago |
|
racpugas.pas
|
637976e83f
* patch by Marģers to unify internal error numbers, resolves #37888
|
4 years ago |
|
rgcpu.pas
|
03f4685455
+ sanity checks in mips and sparc register allocator
|
3 years ago |
|
rmipscon.inc
|
e367ccc0ee
* MIPS: changed superregister number for $fcc0..$fcc7 to start from 32, so that range 0..31 can be used without translating into symbolic names.
|
11 years ago |
|
rmipsdwf.inc
|
c260879439
* MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7).
|
11 years ago |
|
rmipsgas.inc
|
c260879439
* MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7).
|
11 years ago |
|
rmipsgri.inc
|
c260879439
* MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7).
|
11 years ago |
|
rmipsgss.inc
|
f58fcdf401
+ basic mips stuff
|
20 years ago |
|
rmipsnor.inc
|
c260879439
* MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7).
|
11 years ago |
|
rmipsnum.inc
|
c260879439
* MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7).
|
11 years ago |
|
rmipsrni.inc
|
c260879439
* MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7).
|
11 years ago |
|
rmipssri.inc
|
c260879439
* MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7).
|
11 years ago |
|
rmipssta.inc
|
fd6d3b4971
Regenerated after change in mipsreg.dat
|
8 years ago |
|
rmipsstd.inc
|
c260879439
* MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7).
|
11 years ago |
|
rmipssup.inc
|
e367ccc0ee
* MIPS: changed superregister number for $fcc0..$fcc7 to start from 32, so that range 0..31 can be used without translating into symbolic names.
|
11 years ago |
|
strinst.inc
|
2f5cbbacb7
DynArrays works
|
11 months ago |
|
symcpu.pas
|
7dd1d6aa77
o fixes handling of iso i/o parameters/program parameters:
|
10 years ago |
|
tripletcpu.pas
|
eb7ba1690e
* mark all external assemblers using an LLVM tool using af_llvm
|
5 years ago |
Kirill Kranz
e9d8bcf484
hlcgcpu.pas: uses unit systems + t_ps1.pas: correct Message3