.. |
aoptcpu.pas
|
53c39d5420
* fixes peephole optimizer problems with -O3 on x86-64
|
13 years ago |
aoptcpub.pas
|
2f5ce095ce
* RefsHaveIndexReg -> cpurefshaveindexreg
|
13 years ago |
aoptcpud.pas
|
790a4fe2d3
* log and id tags removed
|
20 years ago |
cgcpu.pas
|
cbad0abab5
+ Platform-specific exception support for x86_64-win64. Enable by cycling with OPT=-dTEST_WIN64_SEH.
|
13 years ago |
cpubase.inc
|
85a3fd3357
+ ossinttype/osuinttype defs that correspond to OS_SINT/OS_INT for use in
|
13 years ago |
cpuinfo.pas
|
5acf377e31
* enable node cse for all cpus as level 2 optimization
|
15 years ago |
cpunode.pas
|
cbad0abab5
+ Platform-specific exception support for x86_64-win64. Enable by cycling with OPT=-dTEST_WIN64_SEH.
|
13 years ago |
cpupara.pas
|
c40b8d92c7
* Revert r17695 because it breaks cycling.
|
14 years ago |
cpupi.pas
|
cbad0abab5
+ Platform-specific exception support for x86_64-win64. Enable by cycling with OPT=-dTEST_WIN64_SEH.
|
13 years ago |
cputarg.pas
|
1365467b0d
+ Support classes for creating unwind bytecode for Win64.
|
14 years ago |
hlcgcpu.pas
|
71deda6f50
+ added interface to ncgutil.gen_load_loc_cgpara() to hlcgobj + generic
|
14 years ago |
nx64add.pas
|
edd42aa42a
* moved subsetref/reg and bit_set/test support from cgobj to hlcgobj for
|
13 years ago |
nx64cal.pas
|
b837694207
* factored out releasing an unused return value into
|
14 years ago |
nx64cnv.pas
|
edd42aa42a
* moved subsetref/reg and bit_set/test support from cgobj to hlcgobj for
|
13 years ago |
nx64flw.pas
|
cbad0abab5
+ Platform-specific exception support for x86_64-win64. Enable by cycling with OPT=-dTEST_WIN64_SEH.
|
13 years ago |
nx64inl.pas
|
790a4fe2d3
* log and id tags removed
|
20 years ago |
nx64mat.pas
|
edd42aa42a
* moved subsetref/reg and bit_set/test support from cgobj to hlcgobj for
|
13 years ago |
r8664ari.inc
|
b1c8bfc478
+ x86_64 pic draft
|
20 years ago |
r8664att.inc
|
b1c8bfc478
+ x86_64 pic draft
|
20 years ago |
r8664con.inc
|
b1c8bfc478
+ x86_64 pic draft
|
20 years ago |
r8664dwrf.inc
|
b1c8bfc478
+ x86_64 pic draft
|
20 years ago |
r8664int.inc
|
21ae782854
* fixed more xmm stuff
|
20 years ago |
r8664iri.inc
|
f378d688d4
* fixed reading of registers in intel assembler mode on x86-64
|
19 years ago |
r8664nor.inc
|
b1c8bfc478
+ x86_64 pic draft
|
20 years ago |
r8664num.inc
|
b1c8bfc478
+ x86_64 pic draft
|
20 years ago |
r8664op.inc
|
5d243f665a
* fixed <instr> reg,reg with regs>=r8
|
19 years ago |
r8664ot.inc
|
b1c8bfc478
+ x86_64 pic draft
|
20 years ago |
r8664rni.inc
|
b1c8bfc478
+ x86_64 pic draft
|
20 years ago |
r8664sri.inc
|
b1c8bfc478
+ x86_64 pic draft
|
20 years ago |
r8664stab.inc
|
73b1fa667c
* use dwarf64 numbers for x86_64 stabs registers
|
15 years ago |
r8664std.inc
|
b1c8bfc478
+ x86_64 pic draft
|
20 years ago |
rax64att.pas
|
0db44ae108
+ Support SEH directives in x86_64 AT&T asmreader.
|
14 years ago |
rax64int.pas
|
f726e1691b
* Fixed warnings and notes.
|
16 years ago |
rgcpu.pas
|
c6253d5bd7
* Added missing override directive in trgcpu.add_constraints method for x86_64 CPU. It was missing for years and I am not sure that this code is really needed. Please review.
|
16 years ago |
win64unw.pas
|
6a3fe72de9
+ Support .rva directive in AT&T reader. Put it into base class because it generally applies to all targets with COFF output, but enabled for Windows targets only (others need additional testing).
|
14 years ago |
x8664ats.inc
|
c011949765
+ iretq for x86_64
|
14 years ago |
x8664att.inc
|
c011949765
+ iretq for x86_64
|
14 years ago |
x8664int.inc
|
c011949765
+ iretq for x86_64
|
14 years ago |
x8664nop.inc
|
fc569e224d
* handle all operand combinations of xadd, resolves #21146
|
13 years ago |
x8664op.inc
|
c011949765
+ iretq for x86_64
|
14 years ago |
x8664pro.inc
|
e8dafe4dde
* fixed change information for a lot of sse instructions
|
14 years ago |
x8664tab.inc
|
fc569e224d
* handle all operand combinations of xadd, resolves #21146
|
13 years ago |