pierre fe4e2956c6 Disable checkpointer call when handling left of prefetch node %!s(int64=9) %!d(string=hai) anos
..
aasmcpu.pas 1cb8c0d00c * specify the def of assembler level symbols defined via %!s(int64=9) %!d(string=hai) anos
agarmgas.pas 9d1646e2a8 Add support for writeback in RFE and SRS instructions. %!s(int64=9) %!d(string=hai) anos
aoptcpu.pas 38fd0efa3b * don't conditionalise BL on ARM, because it may have to be converted to %!s(int64=9) %!d(string=hai) anos
aoptcpub.pas d37e72dbf9 * ARM: instructions do modify the base register of pre/postindexed references. Report this fact in spilling_get_operation_type_ref and RegModifiedByInstruction functions. %!s(int64=11) %!d(string=hai) anos
aoptcpuc.pas 790a4fe2d3 * log and id tags removed %!s(int64=20) %!d(string=hai) anos
aoptcpud.pas 790a4fe2d3 * log and id tags removed %!s(int64=20) %!d(string=hai) anos
armatt.inc 9d1646e2a8 Add support for writeback in RFE and SRS instructions. %!s(int64=9) %!d(string=hai) anos
armatts.inc 9d1646e2a8 Add support for writeback in RFE and SRS instructions. %!s(int64=9) %!d(string=hai) anos
armins.dat c564acd378 * fix assembling of vfnm* %!s(int64=9) %!d(string=hai) anos
armnop.inc 439027a8de Add most pre-UAL VFP instruction forms. %!s(int64=10) %!d(string=hai) anos
armop.inc 9d1646e2a8 Add support for writeback in RFE and SRS instructions. %!s(int64=9) %!d(string=hai) anos
armreg.dat 387824c1ee Added some APSR register bitmask definitions. %!s(int64=10) %!d(string=hai) anos
armtab.inc c564acd378 * fix assembling of vfnm* %!s(int64=9) %!d(string=hai) anos
cgcpu.pas aa1be3276f - removed default value of _typ parameter of TAsmData.(Weak)RefAsmSymbol(): %!s(int64=9) %!d(string=hai) anos
cpubase.pas ad71b8348e * S1..S15 do not need to be marked as volatile as they are sub-registers of double size registers %!s(int64=9) %!d(string=hai) anos
cpuelf.pas 1b02dd27dc Make relocation type more precise compared to output of gas. %!s(int64=9) %!d(string=hai) anos
cpuinfo.pas 6a1c1e4f29 Added support for NRF52832 controllers. %!s(int64=9) %!d(string=hai) anos
cpunode.pas a0efde8167 * automatically generate necessary indirect symbols when a new assembler %!s(int64=9) %!d(string=hai) anos
cpupara.pas cb4773432b + hardfloat directive (arm only): use hard float calling conventions regardless of the abi, resolves #29715 %!s(int64=9) %!d(string=hai) anos
cpupi.pas 1c067e96bf * fix VFPv4 support %!s(int64=9) %!d(string=hai) anos
cputarg.pas d26f0552a0 * Sync with trunk r23404. %!s(int64=12) %!d(string=hai) anos
hlcgcpu.pas aa1be3276f - removed default value of _typ parameter of TAsmData.(Weak)RefAsmSymbol(): %!s(int64=9) %!d(string=hai) anos
itcpugas.pas 47d43750e4 * remove unused units from uses statements %!s(int64=12) %!d(string=hai) anos
narmadd.pas e1546303f8 + enable use of vfma and friends on arm when doing fastmath optimizations %!s(int64=9) %!d(string=hai) anos
narmcal.pas cb4773432b + hardfloat directive (arm only): use hard float calling conventions regardless of the abi, resolves #29715 %!s(int64=9) %!d(string=hai) anos
narmcnv.pas 1c067e96bf * fix VFPv4 support %!s(int64=9) %!d(string=hai) anos
narmcon.pas b0ff41406a * grouped all tai_real* types into a single tai_realconst type, %!s(int64=11) %!d(string=hai) anos
narminl.pas fe4e2956c6 Disable checkpointer call when handling left of prefetch node %!s(int64=9) %!d(string=hai) anos
narmmat.pas 1c067e96bf * fix VFPv4 support %!s(int64=9) %!d(string=hai) anos
narmmem.pas d6de2c03cb * generic part of r26050 from the hlcgllvm branch: made tcgvecnode hlcg-safe %!s(int64=10) %!d(string=hai) anos
narmset.pas da696057ab * converted register_maybe_adjust_setbase() to the high level code generator %!s(int64=9) %!d(string=hai) anos
pp.lpi.template 1f032375c3 * improved template with help from Mattias Gaertner %!s(int64=19) %!d(string=hai) anos
raarm.pas 780e75bfac o patch by Jeppe Johansen to fix mantis #17472: %!s(int64=14) %!d(string=hai) anos
raarmgas.pas aa1be3276f - removed default value of _typ parameter of TAsmData.(Weak)RefAsmSymbol(): %!s(int64=9) %!d(string=hai) anos
rarmcon.inc 387824c1ee Added some APSR register bitmask definitions. %!s(int64=10) %!d(string=hai) anos
rarmdwa.inc 387824c1ee Added some APSR register bitmask definitions. %!s(int64=10) %!d(string=hai) anos
rarmnor.inc 387824c1ee Added some APSR register bitmask definitions. %!s(int64=10) %!d(string=hai) anos
rarmnum.inc 387824c1ee Added some APSR register bitmask definitions. %!s(int64=10) %!d(string=hai) anos
rarmrni.inc 387824c1ee Added some APSR register bitmask definitions. %!s(int64=10) %!d(string=hai) anos
rarmsri.inc 387824c1ee Added some APSR register bitmask definitions. %!s(int64=10) %!d(string=hai) anos
rarmsta.inc 387824c1ee Added some APSR register bitmask definitions. %!s(int64=10) %!d(string=hai) anos
rarmstd.inc 387824c1ee Added some APSR register bitmask definitions. %!s(int64=10) %!d(string=hai) anos
rarmsup.inc 387824c1ee Added some APSR register bitmask definitions. %!s(int64=10) %!d(string=hai) anos
rgcpu.pas 6207a53f5d * never allocate odd numbered single-sized registers %!s(int64=9) %!d(string=hai) anos
symcpu.pas 7dd1d6aa77 o fixes handling of iso i/o parameters/program parameters: %!s(int64=10) %!d(string=hai) anos