| .. |
|
aasmcpu.pas
|
f0e6d2c054
* MIPS: MULT[U] and DIV[U] don't modify first operand.
|
12 lat temu |
|
aoptcpu.pas
|
0c8546f94c
* more MIPS code of David Zhang integrated
|
16 lat temu |
|
aoptcpub.pas
|
93e0dd9c2f
* Patch from Fuxin Zhang: other mips and mipsel CPUs changes
|
13 lat temu |
|
aoptcpud.pas
|
0c8546f94c
* more MIPS code of David Zhang integrated
|
16 lat temu |
|
cgcpu.pas
|
c31321c2fe
* TCGMIPS.handle_reg_const_reg(): fixed to generate 'real' CPU instructions, so macro processing by assembler is no longer needed.
|
12 lat temu |
|
cpubase.pas
|
2944fc8839
* MIPS improvements:
|
12 lat temu |
|
cpuelf.pas
|
cded05ccef
+ MIPS linker: support linking PIC object files with non-PIC ones, by routing absolute calls into PIC code through stubs that load R25.
|
12 lat temu |
|
cpugas.pas
|
fe322f35d5
* MIPS: fixed passing CPU type specified with -CpXXX switch to assembler
|
12 lat temu |
|
cpuinfo.pas
|
fe322f35d5
* MIPS: fixed passing CPU type specified with -CpXXX switch to assembler
|
12 lat temu |
|
cpunode.pas
|
a3ef2b42a8
Remove more TABs in sources
|
13 lat temu |
|
cpupara.pas
|
1c652eb8f9
MIPS procinfo improvements:
|
12 lat temu |
|
cpupi.pas
|
1c652eb8f9
MIPS procinfo improvements:
|
12 lat temu |
|
cputarg.pas
|
32ffddaad8
+ ELF linker back-ends for ARM and MIPS.
|
12 lat temu |
|
hlcgcpu.pas
|
823e3ea398
MIPS: reworked PIC/call code:
|
12 lat temu |
|
itcpugas.pas
|
3d2a27c66c
* fix fpu register type
|
13 lat temu |
|
mipsreg.dat
|
944d500d55
Change std reg names to allow use with GAS assembler
|
13 lat temu |
|
ncpuadd.pas
|
2944fc8839
* MIPS improvements:
|
12 lat temu |
|
ncpucall.pas
|
a3ef2b42a8
Remove more TABs in sources
|
13 lat temu |
|
ncpucnv.pas
|
5e13334467
* Fixed tMIPSELtypeconvnode.second_int_to_bool handling of C booleans, webtbs/tw10233 and webtbs/tw17180 now work.
|
12 lat temu |
|
ncpuinln.pas
|
f54365db94
* adapted more fpc-mips stuff to trunk
|
16 lat temu |
|
ncpuld.pas
|
c2cd8246cb
Override tloadnode.pass_1 to for use of got for shared library variables and genrate_picvaraccess
|
13 lat temu |
|
ncpumat.pas
|
1f8bd4a2d1
+ MIPS: initial target-specific unary minus node.
|
12 lat temu |
|
ncpuset.pas
|
b023627f6a
* converted tcgcasenode.pass_generate_code() to hlcgobj
|
14 lat temu |
|
opcode.inc
|
2944fc8839
* MIPS improvements:
|
12 lat temu |
|
racpugas.pas
|
0ad96d2099
* MIPS: some clean up of assembler reader:
|
12 lat temu |
|
rgcpu.pas
|
1421998752
* MIPS register spilling: relocations are not needed to load constant values, and offset limit is 32767, not 4095.
|
12 lat temu |
|
rmipscon.inc
|
de4a96f96d
* fixes several register allocation related mips issues
|
13 lat temu |
|
rmipsdwf.inc
|
f58fcdf401
+ basic mips stuff
|
20 lat temu |
|
rmipsgas.inc
|
ae37b9f5b9
* fix floating point registers gas name
|
13 lat temu |
|
rmipsgri.inc
|
ae37b9f5b9
* fix floating point registers gas name
|
13 lat temu |
|
rmipsgss.inc
|
f58fcdf401
+ basic mips stuff
|
20 lat temu |
|
rmipsnor.inc
|
f58fcdf401
+ basic mips stuff
|
20 lat temu |
|
rmipsnum.inc
|
de4a96f96d
* fixes several register allocation related mips issues
|
13 lat temu |
|
rmipsrni.inc
|
f58fcdf401
+ basic mips stuff
|
20 lat temu |
|
rmipssri.inc
|
944d500d55
Change std reg names to allow use with GAS assembler
|
13 lat temu |
|
rmipssta.inc
|
f58fcdf401
+ basic mips stuff
|
20 lat temu |
|
rmipsstd.inc
|
944d500d55
Change std reg names to allow use with GAS assembler
|
13 lat temu |
|
rmipssup.inc
|
de4a96f96d
* fixes several register allocation related mips issues
|
13 lat temu |
|
strinst.inc
|
2944fc8839
* MIPS improvements:
|
12 lat temu |
sergei
fe322f35d5
* MIPS: fixed passing CPU type specified with -CpXXX switch to assembler