pierre 75a9c5b500 Also avoid invalid typecast for RegLoadedWithNewValue method for mips, sparcgen and xtensa há 4 anos atrás
..
aasmcpu.pas 637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 há 5 anos atrás
aoptcpu.pas 75a9c5b500 Also avoid invalid typecast for RegLoadedWithNewValue method for mips, sparcgen and xtensa há 4 anos atrás
aoptcpub.pas 9b0ff05ee8 - get rid of MaxOps, it is redundant with max_operands há 7 anos atrás
aoptcpud.pas 0c8546f94c * more MIPS code of David Zhang integrated há 16 anos atrás
cgcpu.pas 637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 há 5 anos atrás
cpubase.pas e1e8986462 * patch by J. Gareth Moreton, issue #36271, part 3: support for the other architectures há 5 anos atrás
cpuelf.pas 637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 há 5 anos atrás
cpugas.pas 637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 há 5 anos atrás
cpuinfo.pas 592df7fa59 * disable cs_opt_regvar on all platforms when compiled for LLVM (LLVM does há 5 anos atrás
cpunode.pas a0efde8167 * automatically generate necessary indirect symbols when a new assembler há 9 anos atrás
cpupara.pas 77658b925b * disable regular array -> dynamic array type coversion support unless há 6 anos atrás
cpupi.pas 79dfd9fb51 + MIPS: take care of setnoat há 5 anos atrás
cputarg.pas b2b26f84cf * partially merged the mips-embedded branch of Michael Ring: há 11 anos atrás
hlcgcpu.pas 637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 há 5 anos atrás
itcpugas.pas 281b3ad276 * fix case completeness and unreachable code warnings in compiler that would há 6 anos atrás
mipsreg.dat f870b0f8fc Fix stabs number for FPU register, which start at 38 instead of 32 há 9 anos atrás
ncpuadd.pas 01a351f804 Fix for bug report 38549 about wrong code generation há 4 anos atrás
ncpucall.pas 4c68ea1000 * use pocalls_cdecl and cstylearrayofconst more consistently instead of há 8 anos atrás
ncpucnv.pas 637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 há 5 anos atrás
ncpuinln.pas 637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 há 5 anos atrás
ncpuld.pas 281b3ad276 * fix case completeness and unreachable code warnings in compiler that would há 6 anos atrás
ncpumat.pas 28f25b2df0 * reworked usage of tcgnotnode.handle_locjump há 5 anos atrás
ncpuset.pas 07bd4ba517 * let all the case code generation work with tconstexprint instead of aint, há 6 anos atrás
opcode.inc 4e7c908b0d + MIPS: added movn and movz instructions. há 11 anos atrás
racpugas.pas 637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 há 5 anos atrás
rgcpu.pas 4686f61002 * keep track of the temp position separately from the offset in references, há 7 anos atrás
rmipscon.inc e367ccc0ee * MIPS: changed superregister number for $fcc0..$fcc7 to start from 32, so that range 0..31 can be used without translating into symbolic names. há 11 anos atrás
rmipsdwf.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). há 11 anos atrás
rmipsgas.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). há 11 anos atrás
rmipsgri.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). há 11 anos atrás
rmipsgss.inc f58fcdf401 + basic mips stuff há 20 anos atrás
rmipsnor.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). há 11 anos atrás
rmipsnum.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). há 11 anos atrás
rmipsrni.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). há 11 anos atrás
rmipssri.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). há 11 anos atrás
rmipssta.inc fd6d3b4971 Regenerated after change in mipsreg.dat há 9 anos atrás
rmipsstd.inc c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7). há 11 anos atrás
rmipssup.inc e367ccc0ee * MIPS: changed superregister number for $fcc0..$fcc7 to start from 32, so that range 0..31 can be used without translating into symbolic names. há 11 anos atrás
strinst.inc 4e7c908b0d + MIPS: added movn and movz instructions. há 11 anos atrás
symcpu.pas 7dd1d6aa77 o fixes handling of iso i/o parameters/program parameters: há 10 anos atrás
tripletcpu.pas eb7ba1690e * mark all external assemblers using an LLVM tool using af_llvm há 5 anos atrás